- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45375 > MPE603PFE200LX (MOTOROLA INC) 32-BIT, 200 MHz, RISC PROCESSOR, CQFP240 PDF資料下載
參數(shù)資料
| 型號(hào)： | MPE603PFE200LX |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 200 MHz, RISC PROCESSOR, CQFP240 |
| 封裝： | 32 X 32 MM, 0.50 MM PITCH, CERAMIC, QFP-240 |
| 文件頁數(shù)： | 2/36頁 |
| 文件大?。?/td> | 201K |
| 代理商： | MPE603PFE200LX |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
PRELIMINAR
Y
10
EC603e Microprocessor Hardware Specifications (PID7v)
MOTOROLA
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
1.4.2.3 Output AC Specications
Table 8 provides the output AC timing specications for the PID7v as dened in Figure 4.
Table 8. Output AC Timing Specifications1
Vdd = AVdd = 2.5
± 5% V dc, OVdd = 3.3 ± 5%, GND = 0 V dc, 0 ≤ Tj ≤ 105 °C, CL = 50 pF (unless otherwise noted)
Num
Characteristic
166 and 200 MHz
Unit
Notes
Min
Max
12
SYSCLK to output driven (output enable time)
1.0
—
ns
13a
SYSCLK to output valid (5.5 V to 0.8 V—TS, ABB, ARTRY, DBB)
—
9.0
ns
3
13b
SYSCLK to output valid (TS, ABB, ARTRY, DBB)
—
8.0
ns
5
14a
SYSCLK to output valid (5.5 V to 0.8 V—all except TS, ABB,
ARTRY, DBB)
—
11.0
ns
3
14b
SYSCLK to output valid (all except TS, ABB, ARTRY, DBB)
—
9.0
ns
5
15
SYSCLK to output invalid (output hold)
1.0
—
ns
2
16
SYSCLK to output high impedance (all except ARTRY, ABB, DBB)
—
8.5
ns
17
SYSCLK to ABB, DBB, high impedance after precharge
—
1.0
tsysclk
4,6
18
SYSCLK to ARTRY high impedance before precharge
—
8.0
ns
19
SYSCLK to ARTRY precharge enable
0.2 *
tsysclk + 1.0
—
ns
2,4,7
20
Maximum delay to ARTRY precharge
—
1.0
tsysclk
4,7
21
SYSCLK to ARTRY high impedance after precharge
—
2.0
tsysclk
5,7
Notes:
1. All output specications are measured from the 1.4 V of the rising edge of SYSCLK to the TTL level (0.8 V
or 2.0 V) of the signal in question. Both input and output timings are measured at the pin (see Figure 4).
2. This minimum parameter assumes CL = 0 pF.
3. SYSCLK to output valid (5.5 V to 0.8 V) includes the extra delay associated with discharging the external
voltage from 5.5 V to 0.8 V instead of from Vdd to 0.8 V (5-V CMOS levels instead of 3.3-V CMOS levels).
4. tsysclk is the period of the external bus clock (SYSCLK) in nanoseconds (ns). The numbers given in the
table must be multiplied by the period of SYSCLK to compute the actual time duration (in nanoseconds) of
the parameter in question.
5. Output signal transitions from GND to 2.0 V or Vdd to 0.8 V.
6. Nominal precharge width for ABB and DBB is 0.5 tsysclk.
7. Nominal precharge width for ARTRY is 1.0 tsysclk.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPE603PRX200LX | 32-BIT, 200 MHz, RISC PROCESSOR, CBGA255 |
| MPE603PFE166LX | 32-BIT, 167 MHz, RISC PROCESSOR, CQFP240 |
| MPE603RRX300LX | 32-BIT, 300 MHz, RISC PROCESSOR, CBGA255 |
| MPM21CUA650B | 32-BIT, 650 MHz, MICROPROCESSOR, XMA |
| MPM21CUA550B | 32-BIT, 550 MHz, MICROPROCESSOR, XMA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPE603RRX200LC | 制造商:Freescale Semiconductor 功能描述: |
| MPE603RRX266LC | 制造商:Motorola Inc 功能描述: |
| MPE-60S | 制造商:MPD 制造商全稱:MicroPower Direct, LLC 功能描述:Single Output, 60W Compact, Enclosed AC/DC Power Supplies |
| MPE-60S-05 | 制造商:MPD 制造商全稱:MicroPower Direct, LLC 功能描述:Single Output, 60W Compact, Enclosed AC/DC Power Supplies |
| MPE-60S-12 | 制造商:MPD 制造商全稱:MicroPower Direct, LLC 功能描述:Single Output, 60W Compact, Enclosed AC/DC Power Supplies |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。