- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2014 > MPC9855VM (IDT, Integrated Device Technology Inc)IC PLL CLOCK GENERATOR 100MAPBGA PDF資料下載
參數(shù)資料
| 型號： | MPC9855VM |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 8/12頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PLL CLOCK GENERATOR 100MAPBGA |
| 標準包裝： | 168 |
| 類型： | 時鐘/頻率發(fā)生器，多路復(fù)用器 |
| PLL： | 是 |
| 主要目的： | 聯(lián)網(wǎng)，PowerQUICC III，電信 |
| 輸入： | LVCMOS，LVPECL，晶體 |
| 輸出： | LVCMOS |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 3:10 |
| 差分 - 輸入:輸出： | 是/無 |
| 頻率 - 最大： | 250MHz |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LBGA |
| 供應(yīng)商設(shè)備封裝： | 100-CABGA（11x11） |
| 包裝： | 托盤 |
Advanced Clock Drivers Devices
Freescale Semiconductor
5
MPC9855
OPERATION INFORMATION
Output Frequency Configuration
The MPC9855 was designed to provide the commonly
used frequencies in PowerQUICC, PowerPC and other
microprocessor systems. Table 3 lists the configuration
values that will generate those common frequencies. The
MPC9855 can generate numerous other frequencies that
may be useful in specific applications. The output frequency
(fout) of either Bank A or Bank B may be calculated by the
following equation.
fout = 2000 / N
where fout is in MHz and N = 2 * CLK_x[0:5]
This calculation is valid for all values of N from 8 to 126.
Note that N = 15 is a modified case of the configuration inputs
CLK_x[0:5]. To achieve N = 15 CLK_x[0:5] is configured to
00111 or 7.
Crystal Input Operation
TBD
Power-Up and MR Operation
Figure 2 defines the release time and the minimum pulse
length for MR pin. The MR release time is based upon the
power supply being stable and within VDD specifications. See
Table 9 for actual parameter values. The MPC9855 may be
configured after release of reset and the outputs will be stable
for use after lock is obtained.
Figure 2. MR Operation
Power Supply Bypassing
The MPC9855 is a mixed analog/digital product. The
architecture of the MPC9855 supports low noise signal
operation at high frequencies. In order to maintain its superior
signal quality, all VDD pins should be bypassed by
high-frequency ceramic capacitors connected to GND. If the
spectral frequencies of the internally generated switching
noise on the supply pins cross the series resonant point of an
individual bypass capacitor, its overall impedance begins to
look inductive and thus increases with increasing frequency.
The parallel capacitor combination shown ensures that a low
impedance path to ground exists for frequencies well above
the noise bandwidth.
Figure 3. VCC Power Supply Bypass
Power Consumption Calculation
For unloaded outputs the power consumption of the
MPC9855 can be calculated as follows.
P = VDD * IDDBASE + nA * (VDDOA ** 2 * CPD * fA)
+ nB * (VDDOB ** 2 * CPD * fB)
where
VDD = core supply voltage
IDDBASE = base supply current
nA = number of A bank outputs (= 4)
nB = number of B bank outputs (= 4)
VDDOA = voltage supply on bank A outputs
VDDOB = voltage supply on bank B outputs
CPD = power dissipation capacitance
fA = frequency of bank A outputs
fB = frequency of bank B outputs
MR
VDD
treset_rel
treset_pulse
VDD
MPC9855
0.1
F
22
F
0.1
F
15
VDD
VDDA
MPC9855
Clock Generator for PowerQUICC III
NETCOM
IDT Clock Generator for PowerQUICC III
Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc
MPC9855
5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC9893AE | IC PLL CLK GEN 1:12 3.3V 48-LQFP |
| MSTM-S3-TR-19.44M | IC MOD TIMING 19.440MHZ STRAT 3 |
| MT5656RJ-92.R2 | MODEM SERIAL DATA V.92 5V |
| MT5656SMI-IP-92-SP | MODEM EMBEDDED SERIAL V.92 5V |
| MT9234SMI-P-HV-92-SP | MODEM V.92 PAR DATA V.34 FAX 5V |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC9855VMR2 | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MPC9865VM | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MPC9865VMR2 | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MPC9893 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Low Voltage PLL Intelligent Dynamic Clock (IDCS) Switch |
| MPC9893AE | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。