- 您現(xiàn)在的位置：買賣IC網 > PDF目錄26839 > MPC9653AAC (FREESCALE SEMICONDUCTOR INC) 9653 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 PDF資料下載
參數(shù)資料
| 型號： | MPC9653AAC |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 9653 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| 封裝： | 7 X 7 MM, LEAD FREE, PLASTIC, LQFP-32 |
| 文件頁數(shù)： | 8/12頁 |
| 文件大?。?/td> | 344K |
| 代理商： | MPC9653AAC |
Advanced Clock Drivers Device Data
Freescale Semiconductor
5
MPC9653A
Table 6. AC Characteristics (VCC = 3.3 V ± 5%, TA = 0°C to 70°C)(1)
1. AC characteristics apply for parallel output termination of 50
to VTT.
Symbol
Characteristics
Min
Typ
Max
Unit
Condition
fREF
Input Reference Frequency
÷ 4 feedback(2)
PLL Mode, External Feedback
÷ 8 feedback(3)
Input reference frequency in PLL bypass mode(4)
2.
÷ 4 PLL feedback (high frequency range) requires VCO_SEL = 0, PLL_EN = 1, BYPASS = 1 and MR/OE =0.
3.
÷ 8 PLL feedback (low frequency range) requires VCO_SEL = 1, PLL_EN = 1, BYPASS = 1 and MR/OE =0.
4. In bypass mode, the MPC9653A divides the input reference clock.
50
25
0
125
62.5
200
MHz
PLL locked
fVCO
VCO Operating Frequency Range(5), (6)
5. The input frequency fREF must match the VCO frequency range divided by the feedback divider ratio FB: fREF =fVCO ÷ FB.
6. fVCO is frequency range where AC parameters are guaranteed.
200
500
MHz
fVCOlock
VCO Lock Frequency Range(7)
7. fVCOlock is frequency range that the PLL guaranteed to lock, AC parameters only guaranteed over fVCO.
145
500
MHz
fMAX
Output Frequency
÷ 4 feedback(2)
÷ 8 feedback(3)
50
25
125
62.5
MHz
PLL locked
VPP
Peak-to-Peak Input Voltage
PCLK
450
1000
mV
LVPECL
VCMR(8)
8. VCMR (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the VCMR range
and the input swing lies within the VPP (AC) specification. Violation of VCMR or VPP impacts static phase offset t().
Common Mode Range
PCLK
1.2
VCC – 0.75
V
LVPECL
tPW, MIN
Input Reference Pulse Width(9)
9. Calculation of reference duty cycle limits: DCREF,MIN =tPW,MIN fREF 100% and DCREF,MAX = 100% - DCREF,MIN.
For example, at fREF = 100 MHz the input duty cycle range is 20% < DC < 80%.
2
ns
t()
Propagation Delay (static phase offset)(10)
PCLK to FB_IN
10. Valid for fREF = 50 MHz and FB = ÷ 8 (VCO_SEL = 1). For other reference frequencies: t() [ps] = 50 ps ± (1 ÷ (120 fREF)).
–75
125
ps
PLL locked
tPD
Propagation Delay
PLL and divider bypass (BYPASS = 0), PCLK to Q0–7
PLL disable (BYPASS = 1 and PLL_EN = 0), PCLK to Q0–7
1.2
3.0
3.3
7.0
ns
tsk(O)
Output-to-Output Skew(11)
11. Refer to the Application Information section for part-to-part skew calculation in PLL zero-delay mode.
150
ps
tsk(PP)
Device-to-Device Skew in PLL and Divider Bypass(12)
12. For a specified temperature and voltage, includes output skew.
1.5
ns
BYPASS =0
DC
Output Duty Cycle
45
50
55
%
PLL locked
tR, tF
Output Rise/Fall Time
0.1
1.0
ns
0.55 to 2.4 V
tPLZ, HZ
Output Disable Time
7.0
ns
tPZL, LZ
Output Enable Time
6.0
ns
tJIT(CC)
Cycle-to-Cycle jitter
100
ps
tJIT(PER)
Period Jitter
100
ps
tJIT()
I/O Phase Jitter(13)
RMS (1
σ)
13. I/O phase jitter is reference frequency dependent. Refer to APPLICATIONS INFORMATION section for details.
25
ps
BW
PLL closed loop bandwidth(14)
÷ 4 feedback(2)
PLL mode, external feedback
÷ 8 feedback(3)
14. –3 dB point of PLL transfer characteristics.
0.8 – 4
0.5 – 1.3
MHz
tLOCK
Maximum PLL Lock Time
10
ms
相關PDF資料 |
PDF描述 |
|---|---|
| MPC9653FA | 9653 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC9658FA | PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC96877VKR2 | 96877 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA52 |
| MPC974FAR2 | 974 SERIES, PLL BASED CLOCK DRIVER, 14 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52 |
| MPC9774FA | 9774 SERIES, PLL BASED CLOCK DRIVER, 14 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MPC9653AAC/W | 功能描述:IC PLL CLK GEN 1:8 3.3V 32-LQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS，LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應商設備封裝:32-TQFP（7x7） 包裝:帶卷 (TR) |
| MPC9653AACR2 | 功能描述:時鐘發(fā)生器及支持產品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MPC9653AACR2/W | 功能描述:IC PLL CLK GEN 1:8 3.3V 32-LQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS，LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應商設備封裝:32-TQFP（7x7） 包裝:帶卷 (TR) |
| MPC9653AC | 功能描述:時鐘發(fā)生器及支持產品 3.3V 125MHz Clock Generator RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MPC9653AFA | 功能描述:時鐘發(fā)生器及支持產品 3.3V 125MHz Clock Generator RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
發(fā)布緊急采購，3分鐘左右您將得到回復。