- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄26839 > MPC961PFAR2 (FREESCALE SEMICONDUCTOR INC) 961 SERIES, PLL BASED CLOCK DRIVER, 17 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 PDF資料下載
參數(shù)資料
| 型號(hào)： | MPC961PFAR2 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | 961 SERIES, PLL BASED CLOCK DRIVER, 17 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| 封裝： | PLASTIC, LQFP-32 |
| 文件頁數(shù)： | 9/10頁 |
| 文件大?。?/td> | 348K |
| 代理商： | MPC961PFAR2 |
5
MPC961P
MOTOROLA ADVANCED CLOCK DRIVERS DEVICE DATA
493
Table 8: Confidence Facter CF
CF
Probability of clock edge within the distribution
± 1s
0.68268948
± 2s
0.95449988
± 3s
0.99730007
± 4s
0.99993663
± 5s
0.99999943
± 6s
0.99999999
The feedback trace delay is determined by the board layout
and can be used to fine-tune the effective delay through each
device. In the following example calculation a I/O jitter confi-
dence factor of 99.7% (
± 3s) is assumed, resulting in a worst
case timing uncertainty from input to any output of -236 ps to
361 ps relative to PCLK (f=125 MHz, VCC=2.5V):
tSK(PP) =
[–50ps...175ps] + [–150ps...150ps] +
[(12ps
@ –3)...(12ps @ 3)] + tPD, LINE(FB)
tSK(PP) =
[–236ps...361ps] + tPD, LINE(FB)
Due to the frequency dependence of the I/O jitter, Figure 8
“Max. I/O Jitter versus frequency” can be used for a more pre-
cise timing performance analysis.
Figure 8. Max. I/O Jitter versus frequency
Power Consumption of the MPC961P and Thermal Man-
agement
The MPC961P AC specification is guaranteed for the entire
operating frequency range up to 200 MHz. The MPC961P
power consumption and the associated long-term reliability
may decrease the maximum frequency limit, depending on op-
erating conditions such as clock frequency, supply voltage,
output loading, ambient temperature, vertical convection and
thermal conductivity of package and board. This section de-
scribes the impact of these parameters on the junction temper-
ature and gives a guideline to estimate the MPC961P die junc-
tion temperature and the associated device reliability. For a
complete analysis of power consumption as a function of oper-
ating conditions and associated long term device reliability
please refer to the application note AN1545. According the
AN1545, the long-term device reliability is a function of the die
junction temperature:
Table 9: Die junction temperature and MTBF
Junction temperature (
°C)
MTBF (Years)
100
20.4
110
9.1
120
4.2
130
2.0
Increased power consumption will increase the die junction
temperature and impact the device reliability (MTBF). Accord-
ing to the system-defined tolerable MTBF, the die junction tem-
perature of the MPC961P needs to be controlled and the ther-
mal impedance of the board/package should be optimized.
The power dissipated in the MPC961P is represented in equa-
tion 1.
Where ICCQ is the static current consumption of the
MPC961P, CPD is the power dissipation capacitance per out-
put,
(Μ)ΣCL represents the external capacitive output load, N
is the number of active outputs (N is always 27 in case of the
MPC961P). The MPC961P supports driving transmission lines
to maintain high signal integrity and tight timing parameters.
Any transmission line will hide the lumped capacitive load at
the end of the board trace, therefore,
ΣCL is zero for controlled
transmission line systems and can be eliminated from equa-
tion 1. Using parallel termination output termination results in
equation 2 for power dissipation.
In equation 2, P stands for the number of outputs with a
parallel or thevenin termination, VOL, IOL, VOH and IOH are a
function of the output termination technique and DCQ is the
clock signal duty cyle. If transmission lines are used
ΣCL is
zero in equation 2 and can be eliminated. In general, the use of
controlled transmission line techniques eliminates the impact
of the lumped capacitive loads at the end lines and greatly
reduces the power dissipation of the device. Equation 3 de-
scribes the die junction temperature TJ as a function of the
power consumption.
P
TOT +
I
CCQ ) VCC @ fCLOCK @
N
@ C
PD )
M
CL
@ V
CC
Equation 1
P
TOT + VCC @
I
CCQ ) VCC @ fCLOCK @
N
@ C
PD )
M
CL
)
P
DC
Q @ IOH @ VCC * VOH ) 1 * DCQ @ IOL @ VOL
Equation 2
TJ + TA ) PTOT @ Rthja
Equation 3
f
CLOCK,MAX +
1
CPD @ N @ V2
CC
@
T
J,MAX * TA
R
thja
* I
CCQ @ VCC
Equation 4
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC962308D-1H | 962308 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| MPC962308D-4 | 962308 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| MPC962308EF-1HR2 | 962308 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| MPC962308D-2R2 | 962308 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| MPC962308DT-1H | 962308 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC962305 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Low-Cost 3.3 V Zero Delay Buffer |
| MPC962305D-1 | 功能描述:IC CLOCK BUFFER 1:5 8-SOIC RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| MPC962305D-1H | 功能描述:IC CLOCK BUFFER 1:5 8-SOIC RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| MPC962305D-1HR2 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Low-Cost 3.3 V Zero Delay Buffer |
| MPC962305D-1R2 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Low-Cost 3.3 V Zero Delay Buffer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。