- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2014 > MPC9331AC (IDT, Integrated Device Technology Inc)IC PLL CLOCK GEN 1:6 32-LQFP PDF資料下載
參數(shù)資料
| 型號： | MPC9331AC |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 10/13頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PLL CLOCK GEN 1:6 32-LQFP |
| 標準包裝： | 250 |
| 類型： | PLL 時鐘發(fā)生器 |
| PLL： | 帶旁路 |
| 輸入： | LVCMOS，LVPECL |
| 輸出： | LVCMOS |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:6 |
| 差分 - 輸入:輸出： | 是/無 |
| 頻率 - 最大： | 240MHz |
| 除法器/乘法器： | 是/是 |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-LQFP |
| 供應(yīng)商設(shè)備封裝： | 32-TQFP（7x7） |
| 包裝： | 托盤 |
MPC9331 REVISION 7 JANUARY 31, 2013
6
2012 Integrated Device Technology, Inc.
MPC9331 Data Sheet
3.3 V 1:6 LVCMOS PLL CLOCK GENERATOR
Table 7. Characteristics (VCC = 3.3V 5%, TA = 0°C to 70°C)(1)
1. AC characteristics apply for parallel output termination of 50
to VTT.
Symbol
Characteristics
Min
Typ
Max
Unit
Condition
fREF
Input reference frequency
2 feedback
PLL mode, external feedback
4 feedback
6 feedback
8 feedback
12 feedback
PLL mode, internal feedback
(
8 feedback)
Input reference frequency in PLL bypass mode(2)
2. In bypass mode, the MPC9331 divides the input reference clock.
100.0
50.0
33.3
25.0
16.67
25.0
240.0
120.0
80.0
60.0
40.0
60.0
240
MHz
PLL locked
fVCO
VCO lock frequency range(3)
3. The input frequency fREF must match the VCO frequency range divided by the feedback divider ratio FB: fREF = fVCO FB.
200
480
MHz
fMAX
Output Frequency
2 output
4 output
6 output
8 output
12 output
100.0
50.0
33.3
25.0
16.67
240.0
120.0
80.0
60.0
40.0
MHz
PLL locked
VPP
Peak-to-peak input voltage
PCLK, PCLK
400
1000
mV
LVPECL
VCMR(4)
4. VCMR (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the VCMR range
and the input swing lies within the VPP (AC) specification. Violation of VCMR or VPP impacts static phase offset t().
Common Mode Range
PCLK, PCLK
1.2
VCC – 0.9
V
LVPECL
tPW,MIN
Input Reference Pulse Width(5)
5. Calculation of reference duty cycle limits: DCREF,MIN = tPW,MIN fREF 100% and DCREF,MAX = 100% – DCREF,MIN.
2.0
ns
tR, tF
CCLK Input Rise/Fall Time(6)
6. The MPC9331 will operate with input rise/fall times up to 3.0 ns, but the AC characteristics, specifically t(), tPW,MIN, DC and fMAX can only
be guaranteed if tR, tF are within the specified range.
1.0
ns
0.8 to 2.0 V
t()
Propagation Delay
CCLK to FB_IN(7)
(static phase offset)
PCLK to FB_IN(7)
CCLK or PCLK to FB_IN(8)
7. Data valid for fREF = 50 MHz and a PLL feedback of 8 (e.g. QAx connected to FB_IN and FSELA=1, PWR_DN=1).
8. Data valid for 16.67 MHz < fREF < 100 MHz and any feedback divider. tsk(O) [s] = tsk(O) [] (fREF 360).
–250
–180
–3.0
–130
–30
–50
+120
+3.0
ps
°
FB_SEL = 1 and
PLL locked
tsk(O)
Output-to-output Skew
150
ps
DC
Output duty cycle(9)
9. Output duty cycle is DC = (0.5
500 ps fOUT) 100%. (e.g. the DC range at fOUT = 100 MHz is 45% < DC < 55%).
(T
2)–500
T
2
(T
2)+500
ps
tR, tF
Output Rise/Fall Time
0.1
1.0
ns
0.55 to 2.4 V
tPLZ, HZ
Output Disable Time
8.0
ns
tPZL, LZ
Output Enable Time
10
ns
tJIT(CC)
Cycle-to-cycle jitter(10)
10. All outputs in
4 divider configuration.
200
ps
tJIT(PER)
Period Jitter
125
ps
tJIT()
I/O Phase Jitter
RMS (1
)
25
ps
BW
PLL closed loop bandwidth(11)
4 feedback
PLL mode, external feedback
6 feedback
8 feedback
12 feedback
11. –3 dB point of PLL transfer characteristics.
2.0–8.0
1.2–4.0
1.0–3.0
0.7–2.0
MHz
tLOCK
Maximum PLL Lock Time
10
ms
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC9351FA | IC PLL CLOCK DRIVER LV 32-LQFP |
| MPC9352AC | IC CLK GEN ZD 1:11 32-LQFP |
| MPC93H51AC | IC PLL CLK DRIVER LV 32-LQFP |
| MPC93H52AC | IC CLK GEN ZD 1:11 32-LQFP |
| MPC93R51AC | IC PLL CLK DRIVER LV 32-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC9331ACR2 | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 FSL1-6 LVCMOS/LVPECL LVCMOS PLL Clk Gen RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MPC9331FA | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 3.3V 200MHz Clock Generator RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MPC9331FAR2 | 功能描述:IC CLOCK GEN 1:6 PLL LV 32-LQFP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| MPC9350 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:LOW VOLTAGE PLL CLOCK DRIVER |
| MPC9350AC | 功能描述:時鐘驅(qū)動器及分配 2.5 3.3V 200MHz Clock Generator RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。