參數(shù)資料
型號(hào): MPC905DR2
廠商: MOTOROLA INC
元件分類: 時(shí)鐘產(chǎn)生/分配
英文描述: 50 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO16
封裝: PLASTIC, SOIC-16
文件頁數(shù): 4/5頁
文件大?。?/td> 92K
代理商: MPC905DR2
6
MPC905
MOTOROLA ADVANCED CLOCK DRIVERS DEVICE DATA
531
BCLK0-4
BCLK5
ENABLE2
ENABLE1
Figure 3. Enable Timing Diagram
APPLICATIONS INFORMATION
Driving Transmission Lines
The MPC905 clock driver was designed to drive high speed
signals in a terminated transmission line environment. To pro-
vide the optimum flexibility to the user the output drivers were
designed to exhibit the lowest impedance possible. With an
output impedance of approximately 10
the drivers can drive
either parallel or series terminated transmission lines. For
more information on transmission lines the reader is referred to
application note AN1091 in the Timing Solutions data book
(DL207/D).
In most high performance clock networks point–to–point
distribution of signals is the method of choice. In a point–to–
point scheme either series terminated or parallel terminated
transmission lines can be used. The parallel technique termi-
nates the signal at the end of the line with a 50
resistance to
VCC/2. This technique draws a fairly high level of DC current
and thus only a single terminated line can be driven by each
output of the MPC905 clock driver. For the series terminated
case however there is no DC current draw, thus the outputs
can drive multiple series terminated lines. Figure 4 illustrates
an output driving a single series terminated line vs two series
terminated lines in parallel. When taken to its extreme the fan-
out of the MPC905 clock driver is effectively doubled due to its
capability to drive multiple lines.
Figure 4. Single versus Dual Transmission Lines
10
IN
MPC905
OUTPUT
BUFFER
RS = 40
ZO = 50
OutA
10W
IN
MPC905
OUTPUT
BUFFER
RS = 40
ZO = 50
OutB0
RS = 40
ZO = 50
OutB1
The waveform plots of Figure 5 show the simulation results
of an output driving a single line vs two lines. In both cases the
drive capability of the MPC905 output buffers is more than suf-
ficient to drive 50
transmission lines on the incident edge.
Note from the delay measurements in the simulations a delta
of only 43ps exists between the two differently loaded outputs.
The output waveform in Figure 5 shows a step in the wave-
form, this step is caused by the impedance mismatch seen
looking into the driver. The parallel combination of the 40
se-
ries resistor plus the output impedance does not match the
parallel combination of the line impedances. The voltage wave
launched down the two lines will equal:
VL = VS ( Zo / Rs + Ro +Zo) = 3.0 (25/55) = 1.36V
At the load end the voltage will double, due to the near unity
reflection coefficient, to 2.73V. It will then increment towards
the quiescent 3.0V in steps separated by one round trip delay
(in this case 4.0ns).
Figure 5. Single versus Dual Waveforms
TIME (nS)
VOL
TAGE
(V)
3.0
2.5
2.0
1.5
1.0
0.5
0
2
4
6
8
10
12
14
OutB
tD = 3.9386
OutA
tD = 3.8956
In
相關(guān)PDF資料
PDF描述
MPC9819EN 133 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO20
MPC9819SD 133 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO20
MPC9819SDR2 133 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO20
MPG06G-HE3/73 1 A, 400 V, SILICON, SIGNAL DIODE
MPG06K-E3/54 1 A, 800 V, SILICON, SIGNAL DIODE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC905EF 功能描述:時(shí)鐘緩沖器 FSL 1-6 PCI Clock Gen./Fanout Buffer RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲(最大值): 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel
MPC905EFR2 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 FSL 1-6 PCI Clock Gen./Fanout Buffer RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
MPC909 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:LOW VOLTAGE CMOS 1:18 CLOCK DISTRIBUTION CHIP
MPC9100 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:DUAL PLL CLOCK GENERATOR
MPC9108 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MULTIPLE OUTPUT CLOCK SYNTHESIZER