參數(shù)資料
型號(hào)： MPC8540CPX667JB
廠商： Freescale Semiconductor
文件頁(yè)數(shù)： 8/24頁(yè)
文件大小： 0K
描述： IC MPU 32BIT 667MHZ 783-FCPBGA
標(biāo)準(zhǔn)包裝： 36
系列： MPC85xx
處理器類(lèi)型： 32-位 MPC85xx PowerQUICC III
速度： 667MHz
電壓： 1.2V
安裝類(lèi)型： 表面貼裝
封裝/外殼： 784-BBGA，F(xiàn)CBGA
供應(yīng)商設(shè)備封裝： 783-FCPBGA（29x29）
包裝： 托盤(pán)
配用： MPC8540ADS-BGA-ND - BOARD APPLICATION DEV 8540
CWH-PPC-8540N-VE-ND - KIT EVAL SYSTEM MPC8540
MPC8540 PowerQUICC III Integrated Host Processor Product Brief, Rev. 0.1
16
Freescale Semiconductor
MPC8540 Architecture Overview
is 8 Gbps. Receive and transmit ports operate independently, resulting in an aggregate theoretical bandwidth of 16
Gbps.
3.15 RapidIO Message Unit
The MPC8540’s RapidIO messaging supports one inbox/outbox structure for data and one doorbell structure for
messages. Both chaining and direct modes are provided for the outbox, and messages can hold up to 16 packets of
256 bytes, or a total of 4 Kbytes.
3.16 Power Management
In addition to low-voltage operation and dynamic power management in its execution units, the MPC8540 supports
four power consumption modes: full-on, doze, nap, and sleep. The three low-power modes: doze, nap, and sleep,
can be entered under software control in the e500 core or by external masters accessing a configuration register.
Doze mode suspends execution of instructions in the e500 core. The core is left in a standby mode in which cache
snooping and time base interrupts are still enabled. Device logic external to the processor core is fully functional in
this mode.
Nap mode shuts down clocks to all the e500 functional units except the time base, which can be disabled separately.
No snooping is performed in nap mode, but the device logic external to the processor core is fully functional.
Sleep mode shuts down not only the e500 core, but all of the MPC8540 I/O interfaces as well. Only the interrupt
controller and power management logic remain enabled so that the device can be awakened.
3.17 Clocking
The MPC8540 takes in the PCI_CLK/SYSCLK signal as an input to the device PLL and multiplies it by an integer
from 1 to 16 to generate the core complex bus clock (the platform clock), which operates at the same frequency as
the DDR DRAM data rate (for example, 266 or 333 MHz). The L2 cache also operates at this frequency. The e500
core uses the CCB clock as an input to its PLL, which multiplies it again by 2, 2.5, 3, or 3.5 to generate the core
clock.
DLLs are used in the DDR SDRAM controller and the local bus memory controller (LBC) to generate memory
clocks. Six differential clock pairs are generated for DDR SDRAMs. Two clock outputs are generated for the LBC.
The RapidIO transmit clock may be sourced from one of three locations: the platform clock, the RapidIO receive
clock, or a special differential clock input. This input is designed to receive inputs from an external clock synthesis
device driving a clock with a frequency of up to 500 MHz.
3.18 Address Map
The MPC8540 supports a flexible physical address map. Conceptually, the address map consists of local space and
external address space. The local address map is 4 Gbytes. The MPC8540 can be made part of a larger system
address space through the mapping of translation windows. This functionality is included in the address translation
and mapping units (ATMUs). Both inbound and outbound translation windows are provided. The ATMUs allows
the MPC8540 to be part of larger address maps such as the PCI 64-bit address environment and the RapidIO
environment.
相關(guān)PDF資料
PDF描述
IDT70T631S12BC8 IC SRAM 4MBIT 12NS 256BGA
IDT70V3589S166DRG8 IC SRAM 2MBIT 166MHZ 208QFP
MPC850ZQ80BU IC MPU PWRQUICC 80MHZ 256-PBGA
IDT7027L55G IC SRAM 512KBIT 55NS 108PGA
AYF333535 CONN SOCKET FPC 0.3MM 35POS SMD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC8540CPX667JC 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC PQ37 Exented Temp RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
MPC8540CVT667JB 功能描述:微處理器 - MPU PQ 3 8540-DRACOM RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類(lèi)型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8540CVT667JC 功能描述:微處理器 - MPU PQ 3 8540-DRACOM RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類(lèi)型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8540PX533JB 功能描述:微處理器 - MPU PQ 3 8540-DRACOM RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類(lèi)型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8540PX667LB 功能描述:微處理器 - MPU PQ 3 8540-DRACOM RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類(lèi)型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*