- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69036 > MPC8379ECVRANGA (FREESCALE SEMICONDUCTOR INC) 32-BIT, 400 MHz, MICROPROCESSOR, PBGA689 PDF資料下載
參數(shù)資料
| 型號： | MPC8379ECVRANGA |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 400 MHz, MICROPROCESSOR, PBGA689 |
| 封裝： | 31 X 31 MM, 2.46 MM HEIGHT, 1 MM PITCH, LEAD FREE, PLASTIC, BGA-689 |
| 文件頁數(shù)： | 109/114頁 |
| 文件大?。?/td> | 1337K |
| 代理商： | MPC8379ECVRANGA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁當(dāng)前第109頁第110頁第111頁第112頁第113頁第114頁
MPC8379E PowerQUICC II Pro Processor Hardware Specifications, Rev. 2
94
Freescale Semiconductor
Package and Pin Listings
GVDD
A2, D2, R2, U2, AC2, AF2, AJ2, F3, H3,
L3, N3, Y3, AB3, B4, P4, AF4, AH4, C5,
F5, K5, V5, AA5, AD5, N6, R6, AJ6, B7,
E7, K7, AA7, AE7, AG7, AD8
Power for
DDR
SDRAM I/O
Voltage (2.5
or 1.8 V)
GVDD
—
OVDD
AC10, D10, AF12, AJ12, K23, Y23, R24,
AD24, L25, W25, AB26, U27, M28, Y28,
G10, A11, C11
PCI, USB,
and other
Standard
(3.3 V)
OVDD
—
No Connect
NC
F16, F17, AD16, AD17
—
Pull Down
Pull Down
B16, AH18
—
Note:
1 This pin is an open drain signal. A weak pull-up resistor (1 kΩ) should be placed on this pin to OVDD.
2 This pin is an open drain signal. A weak pull-up resistor (2–10 kΩ) should be placed on this pin to OVDD.
3 This output is actively driven during reset rather than being released to high impedance during reset.
4 These JTAG pins have weak internal pull-up P-FETs that are always enabled.
5 This pin should have a weak pull up if the chip is in PCI host mode. Follow PCI Specification recommendation and see
AN3665,
MPC837xE Design Checklist, for more details.
6 These are On Die Termination pins, used to control DDR2 memories internal termination resistance.
7 This pin must always be tied to GND using a 0 Ω resistor.
8 This pin must always be left not connected.
9 For DDR2 operation, it is recommended that MDIC0 be tied to GND using an 18.2 Ω resistor and MDIC1 be tied to DDR
power using an 18.2
Ω resistor.
10 This pin must always be tied low. If it is left floating it may cause the device to malfunction.
11 See AN3665, “MPC837xE Design Checklist,” for proper DDR termination.
12 This pin must not be pulled down during PORESET.
13 Open or tie to GND.
Table 68. TePBGA II Pinout Listing (continued)
Signal
Package Pin Number
Pin Type
Power Supply
Notes
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC8379EVRAJFA | 32-BIT, 333 MHz, MICROPROCESSOR, PBGA689 |
| MPC8379EVRANGA | 32-BIT, 400 MHz, MICROPROCESSOR, PBGA689 |
| MPC8533EVTANG | 32-BIT, 800 MHz, MICROPROCESSOR, PBGA783 |
| MPC8533EVTARJ | 32-BIT, 1067 MHz, MICROPROCESSOR, PBGA783 |
| MPC8560PXAPFB | 32-BIT, 833 MHz, RISC PROCESSOR, PBGA783 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC8379ECZQAFDA | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications |
| MPC8379ECZQAFFA | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications |
| MPC8379ECZQAFGA | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications |
| MPC8379ECZQAGDA | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications |
| MPC8379ECZQAGFA | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。