- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4094 > MPC8360EZUAJDGA (Freescale Semiconductor)IC MPU POWERQUICC II PRO 740TBGA PDF資料下載
參數(shù)資料
| 型號： | MPC8360EZUAJDGA |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 84/102頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MPU POWERQUICC II PRO 740TBGA |
| 標準包裝： | 21 |
| 系列： | MPC83xx |
| 處理器類型： | 32-位 MPC83xx PowerQUICC II Pro |
| 速度： | 533MHz |
| 電壓： | 1.2V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 740-LBGA |
| 供應商設備封裝： | 740-TBGA（37.5x37.5） |
| 包裝： | 托盤 |
| 配用： | MPC8360EA-MDS-PB-ND - KIT APPLICATION DEV 8360 SYSTEM MPC8360E-RDK-ND - BOARD REFERENCE DESIGN FOR MPC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁當前第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
MPC8360E/MPC8358E PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications, Rev. 5
82
Freescale Semiconductor
Pinout Listings
clock. When the device is configured as a PCI agent device the CLKIN and the CFG_CLKIN_DIV signals should be tied to
GND.
When the device is configured as a PCI host device (RCWH[PCIHOST] = 1) and PCI clock output is disabled
(RCWH[PCICKDRV] = 0), clock distribution and balancing done externally on the board. Therefore, PCI_SYNC_IN is the
primary input clock.
As shown in Figure 54 and Figure 55, the primary clock input (frequency) is multiplied by the QUICC Engine block
phase-locked loop (PLL), the system PLL, and the clock unit to create the QUICC Engine clock (ce_clk), the coherent system
bus clock (csb_clk), the internal DDRC1 controller clock (ddr1_clk), and the internal clock for the local bus interface unit and
DDR2 memory controller (lb_clk).
The csb_clk frequency is derived from a complex set of factors that can be simplified into the following equation:
csb_clk = {PCI_SYNC_IN × (1 + CFG_CLKIN_DIV)} × SPMF
In PCI host mode, PCI_SYNC_IN × (1 + CFG_CLKIN_DIV) is the CLKIN frequency; in PCI agent mode, CFG_CLKIN_DIV
must be pulled down (low), so PCI_SYNC_IN × (1 + CFG_CLKIN_DIV) is the PCI_CLK frequency.
The csb_clk serves as the clock input to the e300 core. A second PLL inside the e300 core multiplies up the csb_clk frequency
to create the internal clock for the e300 core (core_clk). The system and core PLL multipliers are selected by the SPMF and
COREPLL fields in the reset configuration word low (RCWL) which is loaded at power-on reset or by one of the hard-coded
reset options. See Chapter 4, “Reset, Clocking, and Initialization,” in the MPC8360E PowerQUICC II Pro Integrated
Communications Processor Reference Manual for more information on the clock subsystem.
The ce_clk frequency is determined by the QUICC Engine PLL multiplication factor (RCWL[CEPMF) and the QUICC Engine
PLL division factor (RCWL[CEPDF]) according to the following equation:
ce_clk = (primary clock input × CEPMF)
÷ (1 + CEPDF)
The internal ddr1_clk frequency is determined by the following equation:
ddr1_clk = csb_clk × (1 + RCWL[DDR1CM])
Note that the lb_clk clock frequency (for DDRC2) is determined by RCWL[LBCM]. The internal ddr1_clk frequency is not the
external memory bus frequency; ddr1_clk passes through the DDRC1 clock divider (
÷2) to create the differential DDRC1
memory bus clock outputs (MEMC1_MCK and MEMC1_MCK). However, the data rate is the same frequency as ddr1_clk.
The internal lb_clk frequency is determined by the following equation:
lb_clk = csb_clk × (1 + RCWL[LBCM])
Note that lb_clk is not the external local bus or DDRC2 frequency; lb_clk passes through the a LB clock divider to create the
external local bus clock outputs (LSYNC_OUT and LCLK[0:2]). The LB clock divider ratio is controlled by LCRR[CLKDIV].
Additionally, some of the internal units may be required to be shut off or operate at lower frequency than the csb_clk frequency.
Those units have a default clock ratio that can be configured by a memory mapped register after the device comes out of reset.
This table specifies which units have a configurable clock frequency.
This table provides the operating frequencies for the TBGA package under recommended operating conditions (see Table 2).
All frequency combinations shown in the table below may not be available. Maximum operating frequencies depend on the part
Table 68. Configurable Clock Units
Unit
Default
Frequency
Options
Security core
csb_clk/3
Off,
csb_clk1, csb_clk/2,
csb_clk/3
1 With limitation, only for slow csb_clk rates, up to 166 MHz.
PCI and DMA complex
csb_clk
Off,
csb_clk
相關PDF資料 |
PDF描述 |
|---|---|
| MPC8270CVVQLDA | IC MPU POWERQUICC II 480-TBGA |
| MC7447AHX600NB | IC MPU RISC 600MHZ 360-FCCBGA |
| MPC866PCVR100A | IC MPU POWERQUICC 100MHZ 357PBGA |
| MPC866PVR133A | IC MPU POWERQUICC 133MHZ 357PBGA |
| MPC866PZP133A | IC MPU POWERQUICC 133MHZ 357PBGA |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MPC8360EZUAJDHA | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications |
| MPC8360EZUAJFGA | 制造商:Freescale Semiconductor 功能描述:MPC83XX RISC 32-BIT 0.13UM 533MHZ 1.8V/2.5V/3.3V 740-PIN TBG - Trays |
| MPC8360EZUAJFHA | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications |
| MPC8360EZUALDGA | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications |
| MPC8360EZUALDHA | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications |
發(fā)布緊急采購，3分鐘左右您將得到回復。