- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4036 > MPC8280CZUUPEA (Freescale Semiconductor)IC MPU POWERQUICC II 480-TBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | MPC8280CZUUPEA |
| 廠商： | Freescale Semiconductor |
| 文件頁(yè)數(shù)： | 23/83頁(yè) |
| 文件大小： | 0K |
| 描述： | IC MPU POWERQUICC II 480-TBGA |
| 標(biāo)準(zhǔn)包裝： | 21 |
| 系列： | MPC82xx |
| 處理器類型： | 32-位 MPC82xx PowerQUICC II |
| 速度： | 450MHz |
| 電壓： | 1.5V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 480-LBGA |
| 供應(yīng)商設(shè)備封裝： | 408-TBGA（37.5x37.5） |
| 包裝： | 托盤 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)當(dāng)前第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)
MPC8280 PowerQUICC II Family Hardware Specifications, Rev. 2
Freescale Semiconductor
3
Overview
This figure shows the block diagram of the SoC. Shaded portions are SoC-specific; see the notes below
the figure.
Figure 1. SoC Block Diagram
1.1
Features
The major features of the SoC are as follows:
Dual-issue integer (G2_LE) core
— A core version of the EC603e microprocessor
— System core microprocessor supporting frequencies of 166–450 MHz
— Separate 16 KB data and instruction caches:
– Four-way set associative
– Physically addressed
– LRU replacement algorithm
— Power Architecture-compliant memory management unit (MMU)
16 KB
G2_LE Core
I-Cache
I-MMU
16 KB
D-Cache
D-MMU
Communication Processor Module (CPM)
Timers
Parallel I/O
Baud Rate
Generators
32 KB
32-bit RISC Microcontroller
and Program ROM
Serial
DMAs
4 Virtual
IDMAs
60x-to-PCI
Bridge
Memory Controller
Clock Counter
System Functions
System Interface Unit
(SIU)
Local Bus
32 bits, up to 100 MHz
PCI Bus
32 bits, up to 66 MHz
or
MCC11 MCC2
FCC1
FCC2
FCC3
SCC1
SCC2
SCC3
SCC4/
SMC1
SMC2
SPI
I2C
Serial Interface2
3 MII or RMII
2 UTOPIA
Ports3
Ports
60x Bus
Microcode
IMA1
Data
Interrupt
Controller
Time Slot Assigner
TC Layer Hardware1
8 TDM Ports2
Non-Multiplexed
I/O
60x-to-Local
Bus Interface Unit
32 KB
Instruction
Notes:
1 MPC8280 only (not on MPC8270, the VR package, nor the ZQ package)
2 MPC8280 has 2 serial interface (SI) blocks and 8 TDM ports. MPC8270 and the VR and ZQ packages have
only 1 SI block and 4 TDM ports (TDM2[A–D]).
3 MPC8280, MPC8275VR, MPC8275ZQ only (not on MPC8270, MPC8270VR, nor MPC8270ZQ)
RAM
USB
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GMC35DTEI | CONN EDGECARD 70POS .100 EYELET |
| MPC8572EVTAVNE | MPU POWERQUICC III 1023FCPBGA |
| IDT709279L15PF8 | IC SRAM 512KBIT 15NS 100TQFP |
| AMC49DRAS-S734 | CONN EDGECARD 98POS .100 R/A PCB |
| MPC8572ELVTAULE | MPU POWERQUICC III 1023FCPBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC8280CZUUPEA | 制造商:Freescale Semiconductor 功能描述:IC 32-BIT MPU 450MHZ 480-TBGA |
| MPC8280EC | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:PowerQUICC II Family Hardware Specifications |
| MPC8280VRB | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications |
| MPC8280VRE | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications |
| MPC8280VRI | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。