- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369927 > MPC826XACZUSPMX (Motorola, Inc.) MPC826xA (HiP4) Family Hardware Specifications PDF資料下載
參數(shù)資料
| 型號： | MPC826XACZUSPMX |
| 廠商： | Motorola, Inc. |
| 英文描述： | MPC826xA (HiP4) Family Hardware Specifications |
| 中文描述： | MPC826xA（HiP4）家庭硬件規(guī)格 |
| 文件頁數(shù)： | 7/48頁 |
| 文件大?。?/td> | 315K |
| 代理商： | MPC826XACZUSPMX |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
MOTOROLA
MPC826xA (HiP4) Family Hardware Specifications
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
7
Electrical and Thermal Characteristics
— Supports TC-layer and PMD-WIRE interface (according to the ATM-Forum af-phy-0063.000)
— Cell counters for performance monitoring
– 16-bit counters count
– HEC error cells
– HEC single bit error and corrected cells
– Idle/unassigned cells
fi
ltered
– Idle/unassigned cells transmitted
– Transmitted ATM cells
– Received ATM cells
– Maskable interrupt is sent to the host when a counter expires
— Overrun (Rx cell FIFO) and underrun (Tx cell FIFO) condition produces maskable interrupt
— May be operated at E1 and DS-1 rates. In addition, xDSL applications at bit rates up to 10 Mbps
are supported
PCI bridge (MPC8265A and MPC8266A only)
— PCI Speci
fi
cation Revision 2.2 compliant and supports frequencies up to 66 MHz
— On-chip arbitration
— Support for PCI to 60x memory and 60x memory to PCI streaming
— PCI Host Bridge or Periphera
l
capabilities
— Includes 4 DMA channels for the following transfers:
– PCI-to-60x to 60x-to-PCI
– 60x-to-PCI to PCI-to-60x
– PCI-to-60x to PCI-to-60x
– 60x-to-PCI to 60x-to-PCI
— Includes all of the con
fi
guration registers (which are automatically loaded from the EPROM
and used to con
fi
gure the MPC8265A) required by the PCI standard as well as message and
doorbell registers
— Supports the I
2
O standard
— Hot-Swap friendly (supports the Hot Swap Speci
fi
cation as de
fi
ned by PICMG 2.1 R1.0
August 3, 1998)
— Support for 66 MHz, 3.3 V speci
fi
cation
— 60x-PCI bus core logic which uses a buffer pool to allocate buffers for each port
— Makes use of the local bus signals, so there is no need for additional pins
1.2
Electrical and Thermal Characteristics
This section provides AC and DC electrical speci
fi
cations and thermal characteristics for the MPC826xA.
1.2.1
DC Electrical Characteristics
This section describes the DC electrical characteristics for the MPC826xA. Table 3 shows the maximum
electrical ratings.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC826XACZUSPU | MPC826xA (HiP4) Family Hardware Specifications |
| MPC826XACZUSPUX | MPC826xA (HiP4) Family Hardware Specifications |
| MPC826XACZUXXXX | MPC826xA (HiP4) Family Hardware Specifications |
| MPC826XAZUBUS | MPC826xA (HiP4) Family Hardware Specifications |
| MPC826XAZUBUSX | MPC826xA (HiP4) Family Hardware Specifications |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC826XACZUSPU | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC826xA (HiP4) Family Hardware Specifications |
| MPC826XACZUSPUX | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MPC826xA (HiP4) Family Hardware Specifications |
| MPC826XACZUXXXX | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MPC826xA (HiP4) Family Hardware Specifications |
| MPC826XAVR | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Hardware Specifications |
| MPC826XAVV | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC II Integrated Communications Processor Hardware Specifications |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。