參數(shù)資料
型號: MPC7410RX400LD
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 32-BIT, 400 MHz, RISC PROCESSOR, CBGA360
封裝: 25 X 25 MM, 3.20 MM HEIGHT, 1.27 MM PITCH, CERAMIC, BGA-360
文件頁數(shù): 45/56頁
文件大?。?/td> 864K
代理商: MPC7410RX400LD
MPC7410 RISC Microprocessor Hardware Specifications, Rev. 6.1
Freescale Semiconductor
5
Features
— Store gathering
— Executes the cache and TLB instructions
— Big- and little-endian byte addressing supported
— Misaligned little-endian supported
— Supports FXU, FPU, and AltiVec load/store traffic
— Complete support for all four architecture AltiVec DST streams
Level 1 (L1) cache structure
— 32 Kbyte, 32-byte line, eight-way set-associative instruction cache (iL1)
— 32 Kbyte, 32-byte line, eight-way set-associative data cache (dL1)
— Single-cycle cache access
— Pseudo least-recently-used (LRU) replacement
— Data cache supports AltiVec LRU and transient instructions algorithm
— Copy-back or write-through data cache (on a page-per-page basis)
— Supports all PowerPC memory coherency modes
— Nonblocking instruction and data cache
— Separate copy of data cache tags for efficient snooping
— No snooping of instruction cache except for ICBI instruction
Level 2 (L2) cache interface
— Internal L2 cache controller and tags; external data SRAMs
— 512-Kbyte, 1-Mbyte, and 2-Mbyte two-way set-associative L2 cache support
— Copy-back or write-through data cache (on a page basis, or for all L2)
— 32-byte (512-Kbyte), 64-byte (1-Mbyte), or 128-byte (2-Mbyte) sectored line size
— Supports pipelined (register-register) synchronous BurstRAMs and pipelined (register-register) late
write synchronous BurstRAMs
— Supports direct-mapped mode for 256 Kbytes, 512 Kbytes, 1 Mbyte, or 2 Mbytes of SRAM (either all,
half, or none of L2 SRAM must be configured as direct-mapped)
— Core-to-L2 frequency divisors of ÷1, ÷1.5, ÷2, ÷2.5, ÷3, ÷3.5, and ÷4 supported
— 64-bit data bus which also supports 32-bit bus mode
— Selectable interface voltages of 1.8 and 2.5 V
Memory management unit
— 128-entry, two-way set-associative instruction TLB
— 128-entry, two-way set-associative data TLB
— Hardware reload for TLBs
— Four instruction BATs and four data BATs
— Virtual memory support for up to 4 hexabytes (2
52) of virtual memory
— Real memory support for up to 4 gigabytes (232) of physical memory
— Snooped and invalidated for TLBI instructions
Efficient data flow
— All data buses between VRF, load/store unit, dL1, iL1, L2, and the bus are 128 bits wide
— dL1 is fully pipelined to provide 128 bits/cycle to/from the VRF
相關(guān)PDF資料
PDF描述
MPC7410VS450LE 32-BIT, 450 MHz, RISC PROCESSOR, CBGA360
MPC7410RX400LE 32-BIT, 400 MHz, RISC PROCESSOR, CBGA360
MPC745BPX400LE 32-BIT, 400 MHz, RISC PROCESSOR, PBGA255
MPC745BPX350LE 32-BIT, 350 MHz, RISC PROCESSOR, PBGA255
MPC755BRX400LE 32-BIT, 400 MHz, RISC PROCESSOR, CBGA360
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC7410RX400LE 功能描述:微處理器 - MPU REV 1.4 1.8+/-.05V 105C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC7410RX400NE 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC7410 RISC Microprocessor Hardware Specifications Addendum
MPC7410RX450NE 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC7410 RISC Microprocessor Hardware Specifications Addendum
MPC7410RX500LE 功能描述:IC MPU 32BIT 500MHZ PPC 360-CBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:MPC74xx 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA(25x25) 包裝:托盤
MPC7410THX400LE 功能描述:微處理器 - MPU NT HITCE RV1.4 1.8V -40C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324