- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45353 > MPC7410HX400LE (FREESCALE SEMICONDUCTOR INC) 32-BIT, 400 MHz, RISC PROCESSOR, CBGA360 PDF資料下載
參數(shù)資料
| 型號： | MPC7410HX400LE |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 400 MHz, RISC PROCESSOR, CBGA360 |
| 封裝： | 25 X 25 MM, 3.20 MM HEIGHT, 1.27 MM PITCH, HCTE, CERAMIC, BGA-360 |
| 文件頁數(shù)： | 8/56頁 |
| 文件大?。?/td> | 864K |
| 代理商： | MPC7410HX400LE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
MPC7410 RISC Microprocessor Hardware Specifications, Rev. 6.1
16
Freescale Semiconductor
Electrical and Thermal Characteristics
Figure 4 provides the AC test load for the MPC7410.
Figure 4. AC Test Load
SYSCLK to ARTRY, SHD0, SHD1 high impedance after precharge
tKHARPZ
—2
t
SYSCLK
3, 8, 9
Notes:
1. All input specifications are measured from the midpoint of the signal in question to the midpoint of the rising edge of the input
SYSCLK. All output specifications are measured from the midpoint of the rising edge of SYSCLK to the midpoint of the signal
in question. All output timings assume a purely resistive 50-
Ω load (see Figure 4). Input and output timings are measured at
the pin; time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
2. The symbology used for timing specifications herein follows the pattern of t(signal)(state)(reference)(state) for inputs and
t(reference)(state)(signal)(state) for outputs. For example, tIVKH symbolizes the time input signals (I) reach the valid state (V)
relative to the SYSCLK reference (K) going to the high (H) state or input setup time. And tKHOV symbolizes the time from
SYSCLK(K) going high (H) until outputs (O) are valid (V) or output valid time. Input hold time can be read as the time that
the input signal (I) went invalid (X) with respect to the rising clock edge (KH)— note the position of the reference and its state
for inputs—and output hold time can be read as the time from the rising edge (KH) until the output went invalid (OX).
3. tSYSCLK is the period of the external clock (SYSCLK) in ns. The numbers given in the table must be multiplied by the period
of SYSCLK to compute the actual time duration (in ns) of the parameter in question.
4. Includes mode select signals: BVSEL, EMODE, L2VSEL. See Figure 5 for mode select timing with respect to HRESET.
5. All other output signals are composed of the following— A[0:31], AP[0:3], TT[0:4], TS, TBST, TSIZ[0:2], GBL, WT, CI,
DH[0:31], DL[0:31], DP[0:7], BR, CKSTP_OUT, DRDY, HIT, QREQ, RSRV.
6. Output valid time is measured from 2.4 to 0.8 V which may be longer than the time required to discharge from VDD to 0.8 V.
7. According to the 60x bus protocol, ABB and DBB are driven only by the currently active bus master. They are asserted low
then precharged high before returning to high-Z as shown in Figure 6. The nominal precharge width for ABB or DBB is 0.5
× tSYSCLK, that is, less than the minimum tSYSCLK period, to ensure that another master asserting ABB, or DBB on the
following clock will not contend with the precharge. Output valid and output hold timing is tested for the signal asserted.
Output valid time is tested for precharge. The high-Z behavior is guaranteed by design.
8. According to the 60x bus protocol, ARTRY can be driven by multiple bus masters through the clock period immediately
following AACK. Bus contention is not an issue since any master asserting ARTRY will be driving it low. Any master asserting
it low in the first clock following AACK will then go to high-Z for one clock before precharging it high during the second cycle
after the assertion of AACK. The nominal precharge width for ARTRY is 1.0 tSYSCLK; that is, it should be high-Z as shown in
Figure 6 before the first opportunity for another master to assert ARTRY. Output valid and output hold timing are tested for
the signal asserted. Output valid time is tested for precharge. The high-Z behavior is guaranteed by design.
9. Guaranteed by design and not tested.
Table 8. Processor Bus AC Timing Specifications 1 (continued)
At recommended operating conditions (see Table 3)
Parameter
Symbol 2
400, 450, 500 MHz
Unit
Notes
Min
Max
Output
Z0 = 50 Ω
OVDD/2
RL = 50 Ω
相關PDF資料 |
PDF描述 |
|---|---|
| MPC7410VS400LE | 32-BIT, 400 MHz, RISC PROCESSOR, CBGA360 |
| MPC7410HX500LE | 32-BIT, 500 MHz, RISC PROCESSOR, CBGA360 |
| MPC7410THX500LE | 32-BIT, 500 MHz, RISC PROCESSOR, CBGA360 |
| MPC7410RX400LC | 32-BIT, 400 MHz, RISC PROCESSOR, CBGA360 |
| MPC7410RX400LD | 32-BIT, 400 MHz, RISC PROCESSOR, CBGA360 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MPC7410HX400NE | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC7410 RISC Microprocessor Hardware Specifications Addendum |
| MPC7410HX450LE | 功能描述:微處理器 - MPU NT HITCE RV1.4 1.8V 105C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC7410HX450NE | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC7410 RISC Microprocessor Hardware Specifications Addendum |
| MPC7410HX500LE | 功能描述:微處理器 - MPU NT HITCE RV1.4 1.8V 105C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC7410HX500LE | 制造商:Freescale Semiconductor 功能描述:IC 32-BIT MPU 500MHZ 360-FCCBGA |
發(fā)布緊急采購，3分鐘左右您將得到回復。