- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45353 > MPC740PRX300RE (FREESCALE SEMICONDUCTOR INC) 32-BIT, 300 MHz, RISC PROCESSOR, CBGA255 PDF資料下載
參數(shù)資料
| 型號： | MPC740PRX300RE |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 300 MHz, RISC PROCESSOR, CBGA255 |
| 封裝： | 21 X 21 MM, 3 MM HEIGHT, 1.27 MM PITCH, CERAMIC, BGA-255 |
| 文件頁數(shù)： | 24/24頁 |
| 文件大?。?/td> | 543K |
| 代理商： | MPC740PRX300RE |
XPC750P RISC Microprocessor Hardware Specications
9
PRELIMINARYSUBJECT TO CHANGE WITHOUT NOTICE
Electrical and Thermal Characteristics
1.4.2.2 60x Bus Input AC Specications
Table 9. provides the 60x bus input AC timing specications for the XPC750P as dened in Figure 3. and
Figure 4.. Input timing specications for the L2 bus are provided in Section 1.4.2.5, L2 Bus Input AC
Table 9. 60x Bus Input AC Timing Specifications1
At recommended operating conditions (See Table 3.)
Num
Characteristic
300,333,366,400 MHz
Unit
Notes
Min
Max
10a
Address/Data/Transfer Attribute Inputs
Valid to SYSCLK (Input Setup)
2.5
ns
2
10b
All Other Inputs Valid to SYSCLK (Input
Setup)
2.5
ns
3
10c
Mode select input setup to HRESET
(DRTRY, TLBISYNC)
8
t
sysclk
4,5,6,7
11a
SYSCLK to Address/Data/Transfer
Attribute Inputs Invalid (Input Hold)
0
ns
2
11b
SYSCLK to All Other Inputs Invalid (Input
Hold)
0
ns
3
11c
HRESET to mode select input hold
(DRTRY, TLBISYNC)
0
ns
4,6,7
Notes:
1. All input specications are measured from the TTL level (0.8 to 2.0V) of the signal in question
to the 1.4V of the rising edge of the input SYSCLK. Input and output timings are measured at
the pin.
2. Address/Data/Transfer Attribute inputs are composed of the followingA[031], AP[03],
TT[04], TBST, TSIZ[02], GBL, DH[031], DL[031], DP[07].
3. All other signal inputs are composed of the followingTS, ABB, DBB, ARTRY, BG, AACK,
DBG, DBWO, TA, DRTRY, TEA, DBDIS, HRESET, SRESET, INT, SMI, MCP, TBEN, QACK,
TLBISYNC.
4. The setup and hold time is with respect to the rising edge of HRESET (see Figure 4.).
5. tsysclk is the period of the external clock (SYSCLK) in nanoseconds (ns). The numbers given in
the table must be multiplied by the period of SYSCLK to compute the actual time duration (in
nanoseconds) of the parameter in question.
6. Guaranteed by design and characterization.
7. This specication is for conguration mode select only. Also note that the HRESET must be
held asserted for a minimum of 255 bus clocks after the PLL re-lock time during the power-on
reset sequence.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC740PRX366LE | 32-BIT, 366 MHz, RISC PROCESSOR, CBGA255 |
| MPC740PRX333LE | 32-BIT, 333 MHz, RISC PROCESSOR, CBGA255 |
| MPC755BRX300LX | 32-BIT, 300 MHz, RISC PROCESSOR, CBGA360 |
| MPC745BPX400LX | 32-BIT, 400 MHz, RISC PROCESSOR, PBGA255 |
| MPC755BPX300LX | 32-BIT, 300 MHz, RISC PROCESSOR, PBGA360 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC7410 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications Addendum |
| MPC7410_1 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications |
| MPC7410_10 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications Addendum |
| MPC74-103J | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Metal Plate Cement Resistors |
| MPC74-103K | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Metal Plate Cement Resistors |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。