參數(shù)資料
型號： MPC740ARX200LX
廠商： MOTOROLA INC
元件分類： 微控制器/微處理器
英文描述： 32-BIT, 200 MHz, RISC PROCESSOR, CBGA255
封裝： 21 X 21 MM, 3 MM HEIGHT, 1.27 MM PITCH, CERAMIC, BGA-255
文件頁數(shù)： 30/44頁
文件大?。?/td> 280K
代理商： MPC740ARX200LX
36
MPC750A RISC Microprocessor Hardware Specications
System Design Information
1.8.6 Pull-up Resistor Requirements
The MPC750 requires high-resistive (weak: 10 K
) pull-up resistors on several control signals of the bus
interface to maintain the control signals in the negated state after they have been actively negated and
released by the MPC750 or other bus masters. These signals are TS, ABB, DBB, and ARTRY.
In addition, the MPC750 has one open-drain style output that requires a pull-up resistors (weak or
stronger: 4.7 K
–10 K) if it is used by the system. This signal is CKSTP_OUT.
During inactive periods on the bus, the address and transfer attributes on the bus are not driven by any
master and may oat in the high-impedance state for relatively long periods of time. Since the MPC750
must continually monitor these signals for snooping, this oat condition may cause excessive power draw
by the input receivers on the MPC750 or by other receivers in the system. It is recommended that these
signals be pulled up through weak (10 K
) pull-up resistors or restored in some manner by the system.
The snooped address and transfer attribute inputs are A[0–31], AP[0–3], TT[0–4], TBST, and GBL.
The data bus input receivers are normally turned off when no read operation is in progress and do not
require pull-up resistors on the data bus. Other data bus receivers in the system, however, may require
pullups, or that those signals be otherwise driven by the system during inactive periods. The data bus
signals are
DH[0–31], DL[0–31], DP[0–7].
If address or data parity is not used by the system, and the respective parity checking is disabled through
HID0, the input receivers for those pins are disabled, and those pins do not require pull-up resistors and
should be left unconnected by the system. If all parity generation is disabled through HID0, then all parity
checking should also be disabled through HID0, and all parity pins may be left unconnected by the system.
No pull-up resistors are normally required for the L2 interface.
1.8.7 Thermal Management Information
This section provides thermal management information for the ceramic ball grid array (CBGA) package
for air-cooled applications. Proper thermal control design is primarily dependent upon the system-level
design—the heat sink, airow and thermal interface material. To reduce the die-junction temperature, heat
sinks may be attached to the package by several methods—adhesive, spring clip to holes in the
printed-circuit board or package, and mounting clip and screw assembly; see Figure 20. This spring force
should not exceed 5.5 pounds of force.
相關(guān)PDF資料
PDF描述
MPC750ARX200TX 32-BIT, 200 MHz, RISC PROCESSOR, CBGA360
MPC740ARX266LX 32-BIT, 266 MHz, RISC PROCESSOR, CBGA255
MPC740ARX200LX 32-BIT, 200 MHz, RISC PROCESSOR, CBGA255
MPC750ARX266LX 32-BIT, 266 MHz, RISC PROCESSOR, CBGA360
MPC740ARX233TX 32-BIT, 233 MHz, RISC PROCESSOR, CBGA255
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC7410 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications Addendum
MPC7410_1 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications
MPC7410_10 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications Addendum
MPC74-103J 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Metal Plate Cement Resistors
MPC74-103K 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Metal Plate Cement Resistors
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*