
MPC5604P Microcontroller Data Sheet, Rev. 7
Freescale Semiconductor
72
Figure 18. Pad output delay
ttr
CC D Output transition time output pin
2MEDIUM configuration
CL = 25 pF
VDD = 5.0 V ± 10%,
PAD3V5V = 0
SIUL.PCRx.SRC = 1
——
10
ns
TCL = 50 pF
—
20
DCL = 100 pF
—
40
DCL = 25 pF
VDD = 3.3 V ± 10%,
PAD3V5V = 1
SIUL.PCRx.SRC = 1
——
12
TCL = 50 pF
—
25
DCL = 100 pF
—
40
ttr
CC D Output transition time output pin
2FAST configuration
CL = 25 pF
VDD = 5.0 V ± 10%,
PAD3V5V = 0
SIUL.PCRx.SRC = 1
——
4
ns
CL = 50 pF
—
6
CL = 100 pF
—
12
CL = 25 pF
VDD = 3.3 V ± 10%,
PAD3V5V = 1
SIUL.PCRx.SRC = 1
——
4
CL = 50 pF
—
7
CL = 100 pF
—
12
tSYM
3
CC T Symmetric transition time, same drive
strength between N and P transistor
VDD = 5.0 V ± 10%, PAD3V5V = 0
—
4
ns
VDD = 3.3 V ± 10%, PAD3V5V = 1
—
5
1 V
DD = 3.3 V ± 10% / 5.0 V ± 10%, TA = –40 °C to TA MAX, unless otherwise specified
2 C
L includes device and package capacitances (CPKG < 5 pF).
3 Transition timing of both positive and negative slopes will differ maximum 50%
Table 34. Output pin transition times (continued)
Symbol
C
Parameter
Conditions1
Value
Unit
Min Typ Max
VDD_HV_IOx/2
VOH
VOL
Rising
Edge
Output
Delay
Falling
Edge
Output
Delay
Pad
Data Input
Pad
Output