- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45338 > MPC5567MVR112 (FREESCALE SEMICONDUCTOR INC) FLASH, 112 MHz, MICROCONTROLLER, PBGA416 PDF資料下載
參數(shù)資料
| 型號： | MPC5567MVR112 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | FLASH, 112 MHz, MICROCONTROLLER, PBGA416 |
| 封裝： | 27 X 27 MM, 1 MM PITCH, LEAD FREE, PLASTIC, MS-034AAL-1, BGA-416 |
| 文件頁數(shù)： | 2/66頁 |
| 文件大?。?/td> | 1903K |
| 代理商： | MPC5567MVR112 |
第1頁當前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
MPC5567 Microcontroller Data Sheet, Rev. 1.0
Electrical Characteristics
Freescale Semiconductor
10
3.7
Power-Up/Down Sequencing
Power sequencing between the 1.5 V power supply and VDDSYN or the RESET power supplies is required
if using an external 1.5 V power supply with VRC33 tied to ground (GND). To avoid power-sequencing,
VRC33 must be powered up within the specified operating range, even if the on-chip voltage regulator
controller is not used. Refer to Section 3.7.2, “Power-Up Sequence (VRC33 Grounded),” and
Power sequencing requires that VDD33 must reach a certain voltage where the values are read as ones
before the POR signal negates. Refer to Section 3.7.1, “Input Value of Pins During POR Dependent on
Although power sequencing is not required between VRC33 and VDDSYN during power up, VRC33 must
not lead VDDSYN by more than 600 mV or lag by more than 100 mV for the VRC stage turn-on to operate
within specification. Higher spikes in the emitter current of the pass transistor occur if VRC33 leads or lags
VDDSYN by more than these amounts. The value of that higher spike in current depends on the board power
supply circuitry and the amount of board level capacitance.
Furthermore, when all of the PORs negate, the system clock starts to toggle, adding another large increase
of the current consumed by VRC33. If VRC33 lags VDDSYN by more than 100 mV, the increase in current
consumed can drop VDD low enough to assert the 1.5 V POR again. Oscillations are possible when the
1.5 V POR asserts and stops the system clock, causing the voltage on VDD to rise until the 1.5 V POR
negates again. All oscillations stop when VRC33 is powered sufficiently.
9
Absolute value of slew rate on power supply pins
—
50
V/ms
10
Required gain at Tj:
IDD ÷ IVRCCTL (@ fsys = fMAX)
6, 7, 8, 9
– 40o C
BETA10
40
—
25o C45
—
150o C
55
500
—
1 On power up, assert RESET before V
POR15, VPOR33, and VPOR5 negate (internal POR). RESET must remain asserted until
the power supplies are within the operating conditions as specified in Table 9 DC Electrical Specifications. On power down,
assert RESET before any power supplies fall outside the operating conditions and until the internal POR asserts.
2 V
3 Supply full operating current for the 1.5 V supply when the 3.3 V supply reaches this range.
4 It is possible to reach the current limit during ramp up—do not treat this event as short circuit current.
5 At peak current for device.
6 Requires compliance with Freescale’s recommended board requirements and transistor recommendations. Board signal
traces/routing from the VRCCTL package signal to the base of the external pass transistor and between the emitter of the pass
transistor to the VDD package signals must have a maximum of 100 nH inductance and minimal resistance
(less than 1
Ω). V
RCCTL must have a nominal 1 μF phase compensation capacitor to ground. VDD must have a 20 μF (nominal)
bulk capacitor (greater than 4
μF over all conditions, including lifetime). Place high-frequency bypass capacitors consisting of
eight 0.01
μF, two 0.1 μF, and one 1 μF capacitors around the package on the V
DD supply signals.
7 I
VRCCTL is measured at the following conditions: VDD = 1.35 V, VRC33 = 3.1 V, VVRCCTL = 2.2 V.
8 Refer to Table 1 for the maximum operating frequency.
9 Values are based on I
DD from high-use applications as explained in the IDD Electrical Specification.
10 Represents the worst-case external transistor BETA. It is measured on a per-part basis and calculated as (I
DD ÷ IVRCCTL).
Table 6. VRC/POR Electrical Specifications (continued)
Spec
Characteristic
Symbol
Min
Max
Units
Because
of
an
order
from
the
United
States
International
Trade
Commission,
BGA-packaged
product
lines
and
part
numbers
indicated
here
currently
are
not
available
from
Freescale
for
import
or
sale
in
the
United
States
prior
to
September
2010:
MPC551x
and
MPC5533
products
in
208
MAPBGA
packages;
MPC5534
and
MPC5553
products
in
208
and
496
MAPBGA
packages;
MPC5554,
MPC5565,
MPC5566
and
MPC5567
products
in
496
MAPBGA
packages
相關PDF資料 |
PDF描述 |
|---|---|
| MPC5601PEF0VLL6 | 32-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQFP100 |
| MPC5602F0VLH6R | 32-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQFP64 |
| MPC5602PEF0MLH6R | 32-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQFP64 |
| MPC5602PEF0MLL6R | 32-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQFP100 |
| MPC5601F0MLH6R | 32-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQFP64 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MPC5567MVR112R2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MPC5567MVR132 | 制造商:Freescale Semiconductor 功能描述: 制造商:Freescale Semiconductor 功能描述:2MB FLASH W/ECC, 5 CANS - Trays |
| MPC5567MVR132R2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MPC5567MVR80 | 制造商:Freescale Semiconductor 功能描述:2MB FLASH W/ECC, 5 CANS - Trays |
| MPC5567MVR80R2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復。