- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377994 > MP3275AE (EXAR CORP) Fault Protected 16 Channel, 12-Bit Data Acquisition Subsystem PDF資料下載
參數(shù)資料
| 型號(hào)： | MP3275AE |
| 廠商： | EXAR CORP |
| 元件分類： | ADC |
| 英文描述： | Fault Protected 16 Channel, 12-Bit Data Acquisition Subsystem |
| 中文描述： | 16-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQFP44 |
| 封裝： | 14 X 14 MM, PLASTIC, QFP-44 |
| 文件頁(yè)數(shù)： | 7/16頁(yè) |
| 文件大?。?/td> | 138K |
| 代理商： | MP3275AE |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
MP3275
7
Rev. 4.00
The MP3275 is easily interfaced to a wide variety of digital
systems. Discussion of the timing requirements of the MP3275
control signals follows.
Figure 1.shows a complete timing diagram for the MP3275
convert start operation.
WR is used to initiate a conversion.
A conversion is started by taking WR low, then high again
(conversion is enabled on the rising edge of WR). There are two
possible conditions that will affect conversion timing.
1. ADEN = 1. At the falling edge of WR, the input channel is
determined by the data present on the address bits. The
track and hold begins to settle after which STL returns low,
indicating that the multiplexer, buffer amp, and sample/hold
have settled to less than 1/2 LSB of final value. If the rising
edge of WR returns high prior to STL going low, conversion
will begin on the falling edge of STL. If the rising edge of WR
is delayed until after STL returns low, the input signal is sam-
pled and the conversion is started at the rising edge of WR
giving the user better control of the sampling time.
2. ADEN = 0. At the falling edge of WR the data present at the
address is ignored and the channel selected during the pre-
vious conversion remains selected. In this case the track
and hold settling time is omitted and STL never goes high. At
the rising edge of WR the input signal is sampled, and con-
version is started.
There are two possible states that the data output could be in
during a conversion.
1. If RD is held high during a conversion the output would re-
main high impedance throughout the conversion. This is the
preferred method of operation as any noise present on SDO
is rejected.
2. If RD is held low during a conversion, the data present SDO
will be from the previous conversion until the present conver-
sion is completed, when STS returns low. The data from the
new conversion will be available through SDO. The state of
RD should not change during a conversion.
Once a conversion is started and the STL or STS line goes
high, convert start commands will be ignored until the conver-
sion cycle is completed. The SDO output buffer cannot be en-
abled during conversion. In addition, all input and output
changes during conversion can introduce noise, and should be
avoided when possible.
ADC Control Timing
Table 2. ADC Write Timing
(See Figure 1.)
25
°
C
Tmin to
Tmax
Limits
Comments/Test Conditions
Address to WR Set-Up Time
Address to WR Hold Time
WR Pulse Width
ADEN to WR Set-Up Time
t
3
t
4
t
5
t
6
0
0
80
0
0
80
0
ns min
ns min
ns min
ns min
ADC Conversion Timing
WR to STL
↑
Delay
t
7
150
150
ns max
Load ckt of Figure 5, C
L
= 20 pF,
ADEN = 1
Load ckt of Figure 5, C
L
= 20 pF
Load ckt of Figure 5, C
L
= 20 pF
STL = 0 when ADEN = 0
STL High (Settling Period)
STL to STS Low (Converting)
WR to STS High (ADEN = 0)
WR to STS Low (ADEN = 1)
STS High to SDO Relinquish Time
STS Low to Data Valid (RD = 0)
t
8
t
9
t
12
t
10
t
13
t
14
10
15
200
15
150
50
15
20
250
20
150
50
μ
s max
μ
s max
ns max
μ
s max
ns max
ns max
Load ckt of Figure 4
Load ckt of Figure 3, C
L
= 20 pF
ADC Write Timing
Time
Interval
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MP3276 | Fault Protected 16 Channel, 12-Bit Data Acquisition Subsystem |
| MP3276AG | Fault Protected 16 Channel, 12-Bit Data Acquisition Subsystem |
| MP3276AP | Fault Protected 16 Channel, 12-Bit Data Acquisition Subsystem |
| MP7226 | BiCMOS Fixed, Quad, Voltage Output, Single or Dual Supply 8-Bit Digital-to-Analog Converter |
| MP7226KN | BiCMOS Fixed, Quad, Voltage Output, Single or Dual Supply 8-Bit Digital-to-Analog Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MP3276 | 制造商:EXAR 制造商全稱:EXAR 功能描述:Fault Protected 16 Channel, 12-Bit Data Acquisition Subsystem |
| MP3276AG | 制造商:EXAR 制造商全稱:EXAR 功能描述:Fault Protected 16 Channel, 12-Bit Data Acquisition Subsystem |
| MP3276AP | 制造商:EXAR 制造商全稱:EXAR 功能描述:Fault Protected 16 Channel, 12-Bit Data Acquisition Subsystem |
| MP327B | 功能描述:晶體 32.768MHz 18pF 30ppm -20/70 RoHS:否 制造商:AVX 頻率:26 MHz 容差: 頻率穩(wěn)定性:50 PPM 負(fù)載電容:8 pF 端接類型:SMD/SMT 封裝 / 箱體:1210 (3225 metric) 工作溫度范圍:- 40 C to + 150 C 尺寸:2.5 mm W x 3.2 mm L x 0.85 mm H 封裝:Reel |
| MP327B-E | 功能描述:晶體 32.768MHz 18pF 30ppm -40/85 RoHS:否 制造商:AVX 頻率:26 MHz 容差: 頻率穩(wěn)定性:50 PPM 負(fù)載電容:8 pF 端接類型:SMD/SMT 封裝 / 箱體:1210 (3225 metric) 工作溫度范圍:- 40 C to + 150 C 尺寸:2.5 mm W x 3.2 mm L x 0.85 mm H 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。