
RAM (
×××××8-bit)
ROM (
×××××8-bit)
Type
Package
128K
6K
LQFP100-P-1414 *Lead-free (under planning), MLGA100-L-1010 *Lead-free (under planning)
MN101C93G (under planning)
MN101C93G
Minimum Instruction
Execution Time
0.125
s (at 3.0 V to 3.6 V, 8 MHz, non-use of USB)
0.167
s (at 3.0 V to 3.6 V, 6 MHz, use of USB)
62.5
s (at 3.0 V to 3.6 V, 32 kHz, non-use of USB)
Interrupts
RESET Watchdog External 0 External 1 External 2 External 3 External 4 External 5
External 6 (key interrupt dedicated) Timer 0 Timer 1 Timer 2 Timer 3 Timer 6 Time base
Timer 7 (2 systems) Timer 8 (2 systems) Serial 0 (2 systems) Serial 1 (2 systems)
A/D conversion finish Automatic transfer finish USB interrupts
Timer Counter
Timer counter 0: 8-bit
× 1
(square-wave/8-bit PWM output, event count, generation of remote control carrier, simple pulse width
measurement, added pluse (2-bit) system PWM output) (square-wave/PWM output to large current terminal PC3
possible)
Clock source 1/2, 1/4 of system clock frequency; 1/1, 1/4, 1/16, 1/32, 1/64 of OSC oscillation
clock frequency; 1/1 of XI oscillation clock frequency; external clock input
Interrupt source coincidence with compare register 0
Timer counter 1: 8-bit
× 1 (square-wave output, event count, synchronous output event)
Clock source 1/2, 1/8 of system clock frequency; 1/1, 1/4, 1/16, 1/64, 1/128 of OSC oscillation
clock frequency; 1/1 of XI oscillation clock frequency; external clock input; timer
counter 8 output
Interrupt source coincidence with compare register 1
Timer counter 0, 1 can be cascade-connected.
Timer counter 2: 8-bit
× 1
(square-wave output, added pluse (2-bit) system PWM output, PWM output, serial transfer clock output, event
count, synchronous output event, simple pulse width measurement) (square-wave/PWM output to large current
terminal PC5 possible)
Clock source 1/2, 1/4 of system clock frequency; 1/1, 1/4, 1/16, 1/32, 1/64 of OSC oscillation
clock frequency; 1/1 of XI oscillation clock frequency; external clock input
Interrupt source coincidence with compare register 2
MAD00056AEM
USB Functions
Conforms to USB1.1.
USB transceiver built-in
Full-speed (12 Mbps) supported.
5 end points (FIFO built-in independently)
FIFO size
(EP0, 1, 2, 3, 4): 16, 128, 128, 64, 64 bytes
EP0
Control transfer
IN/OUT (two ways)
EP1 to EP4
Interrupt/Bulk/Isochronous transfer supported.
Settable to IN or OUT.
Double Buffering function supported.
When the MAXP size is set to a half or less of the MAXFIFO size for each EP, the Double Buffering function is
made valid automatically.
176