- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98026 > MMSF7N03ZR2 (ON SEMICONDUCTOR) 7.5 A, 30 V, 0.03 ohm, N-CHANNEL, Si, POWER, MOSFET PDF資料下載
參數(shù)資料
| 型號(hào)： | MMSF7N03ZR2 |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類： | JFETs |
| 英文描述： | 7.5 A, 30 V, 0.03 ohm, N-CHANNEL, Si, POWER, MOSFET |
| 封裝： | MINIATURE, CASE 751-07, SOP-8 |
| 文件頁(yè)數(shù)： | 7/11頁(yè) |
| 文件大?。?/td> | 277K |
| 代理商： | MMSF7N03ZR2 |
MMSF7N03Z
http://onsemi.com
5
POWER MOSFET SWITCHING
Switching behavior is most easily modeled and predicted
by recognizing that the power MOSFET is charge
controlled. The lengths of various switching intervals (Δt)
are determined by how fast the FET input capacitance can
be charged by current from the generator.
The published capacitance data is difficult to use for
calculating rise and fall because draingate capacitance
varies greatly with applied voltage. Accordingly, gate
charge data is used. In most cases, a satisfactory estimate of
average input current (IG(AV)) can be made from a
rudimentary analysis of the drive circuit so that
t = Q/IG(AV)
During the rise and fall time interval when switching a
resistive load, VGS remains virtually constant at a level
known as the plateau voltage, VSGP. Therefore, rise and fall
times may be approximated by the following:
tr = Q2 x RG/(VGG VGSP)
tf = Q2 x RG/VGSP
where
VGG = the gate drive voltage, which varies from zero to VGG
RG = the gate drive resistance
and Q2 and VGSP are read from the gate charge curve.
During the turnon and turnoff delay times, gate current is
not constant. The simplest calculation uses appropriate
values from the capacitance curves in a standard equation for
voltage change in an RC network. The equations are:
td(on) = RG Ciss In [VGG/(VGG VGSP)]
td(off) = RG Ciss In (VGG/VGSP)
The capacitance (Ciss) is read from the capacitance curve at
a voltage corresponding to the offstate condition when
calculating td(on) and is read at a voltage corresponding to the
onstate when calculating td(off).
At high switching speeds, parasitic circuit elements
complicate the analysis. The inductance of the MOSFET
source lead, inside the package and in the circuit wiring
which is common to both the drain and gate current paths,
produces a voltage at the source which reduces the gate drive
current. The voltage is determined by Ldi/dt, but since di/dt
is a function of drain current, the mathematical solution is
complex. The MOSFET output capacitance also
complicates the mathematics. And finally, MOSFETs have
finite internal gate resistance which effectively adds to the
resistance of the driving source, but the internal resistance
is difficult to measure and, consequently, is not specified.
The resistive switching time variation versus gate
resistance (Figure 9) shows how typical switching
performance is affected by the parasitic circuit elements. If
the parasitics were not present, the slope of the curves would
maintain a value of unity regardless of the switching speed.
The circuit used to obtain the data is constructed to minimize
common inductance in the drain and gate circuit loops and
is believed readily achievable with board mounted
components. Most power electronic loads are inductive; the
data in the figure is taken with a resistive load, which
approximates an optimally snubbed inductive load. Power
MOSFETs may be safely operated into an inductive load;
however, snubbing reduces switching losses.
Figure 7. Capacitance Variation
C,
CAP
ACIT
ANCE
(pF)
VDS, DRAINTOSOURCE VOLTAGE (VOLTS)
012
18
TJ = 25°C
VGS = 0 V
1500
1000
500
0
24
Ciss
Coss
Crss
6
2000
2500
30
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MMUN2113LT3G | 100 mA, 50 V, PNP, Si, SMALL SIGNAL TRANSISTOR, TO-236AB |
| MMUN2134LT1G | 100 mA, 50 V, PNP, Si, SMALL SIGNAL TRANSISTOR, TO-236AB |
| MMUN2131LT1G | 100 mA, 50 V, PNP, Si, SMALL SIGNAL TRANSISTOR, TO-236AB |
| MMUN2130LT1G | 100 mA, 50 V, PNP, Si, SMALL SIGNAL TRANSISTOR, TO-236AB |
| MMUN2113LT3 | 100 mA, 50 V, PNP, Si, SMALL SIGNAL TRANSISTOR, TO-236AB |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MMSF7P03HD | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Power MOSFET 7 A, 30 V, P−Channel SO−8 |
| MMSF7P03HDR2 | 功能描述:MOSFET 30V 7A P-Channel RoHS:否 制造商:STMicroelectronics 晶體管極性:N-Channel 汲極/源極擊穿電壓:650 V 閘/源擊穿電壓:25 V 漏極連續(xù)電流:130 A 電阻汲極/源極 RDS（導(dǎo)通）:0.014 Ohms 配置:Single 最大工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:Max247 封裝:Tube |
| MMSF7P03HDR2G | 功能描述:MOSFET PFET SO8S 30V 7A 35mOhm RoHS:否 制造商:STMicroelectronics 晶體管極性:N-Channel 汲極/源極擊穿電壓:650 V 閘/源擊穿電壓:25 V 漏極連續(xù)電流:130 A 電阻汲極/源極 RDS（導(dǎo)通）:0.014 Ohms 配置:Single 最大工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:Max247 封裝:Tube |
| MM-SIO-R-01 | 功能描述:單板計(jì)算機(jī) MiniModule Super I/O for CM 730 Legacy IO RoHS:否 制造商:Ampro By ADLINK 外觀尺寸:EPIC 處理器類型:Intel Atom D510 頻率:1.66 GHz 存儲(chǔ)容量:2 GB (max) 存儲(chǔ)類型:DDR2, L2 Cache 接口類型:Ethernet, PS/2, SATA, Serial, USB 工作電源電壓:5 V, 12 V 功耗:13 W 最大工作溫度:+ 70 C 尺寸:165.1 mm x 114.3 mm |
| MMSKG1 | 制造商:Siemens 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。