參數(shù)資料
型號(hào): MM9S08DV48MLH
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP64
封裝: 10 X 10 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, ROHS COMPLIANT, MS-026BCD, LQFP-64
文件頁(yè)數(shù): 43/410頁(yè)
文件大?。?/td> 4299K
代理商: MM9S08DV48MLH
Chapter 8 Multi-Purpose Clock Generator (S08MCGV1)
MC9S08DV60 Series Data Sheet, Rev 2
Freescale Semiconductor
137
8.3.2
MCG Control Register 2 (MCGC2)
76
5
4
3
2
1
0
R
BDIV
RANGE
HGO
LP
EREFS
ERCLKEN
EREFSTEN
W
Reset:
0
1
0
Figure 8-4. MCG Control Register 2 (MCGC2)
Table 8-2. MCG Control Register 2 Field Descriptions
Field
Description
7:6
BDIV
Bus Frequency Divider — Selects the amount to divide down the clock source selected by the CLKS bits in the
MCGC1 register. This controls the bus frequency.
00
Encoding 0 — Divides selected clock by 1
01
Encoding 1 — Divides selected clock by 2 (reset default)
10
Encoding 2 — Divides selected clock by 4
11
Encoding 3 — Divides selected clock by 8
5
RANGE
Frequency Range Select — Selects the frequency range for the external oscillator or external clock source.
1 High frequency range selected for the external oscillator of 1 MHz to 16 MHz (1 MHz to 40 MHz for external
clock source)
0 Low frequency range selected for the external oscillator of 32 kHz to 100 kHz (32 kHz to 1 MHz for external
clock source)
4
HGO
High Gain Oscillator Select — Controls the external oscillator mode of operation.
1 Congure external oscillator for high gain operation
0 Congure external oscillator for low power operation
3
LP
Low Power Select — Controls whether the FLL (or PLL) is disabled in bypassed modes.
1 FLL (or PLL) is disabled in bypass modes (lower power)
.
0 FLL (or PLL) is not disabled in bypass modes.
2
EREFS
External Reference Select — Selects the source for the external reference clock.
1 Oscillator requested
0 External Clock Source requested
1
ERCLKEN
External Reference Enable — Enables the external reference clock for use as MCGERCLK.
1 MCGERCLK active
0 MCGERCLK inactive
0
EREFSTEN
External Reference Stop Enable — Controls whether or not the external reference clock remains enabled when
the MCG enters stop mode.
1 External reference clock stays enabled in stop if ERCLKEN is set or if MCG is in FEE, FBE, PEE, PBE, or
BLPE mode before entering stop
0 External reference clock is disabled in stop
相關(guān)PDF資料
PDF描述
MC9S08DV48CLC 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP32
MM9S08DV60MLF 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP48
MC9S08DV60CLC 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP32
MC9S08DZ128F2-VLL 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP100
MC9S08DZ96F2-VLF 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MM9XMS 制造商:SPECTRUM 制造商全稱:Spectrum Microwave, Inc. 功能描述:Double Balanced Mixer
MM9XMS-1 制造商:SPECTRUM 制造商全稱:Spectrum Microwave, Inc. 功能描述:Double Balanced Mixer
MM9XMS-13 制造商:SPECTRUM 制造商全稱:Spectrum Microwave, Inc. 功能描述:Double Balanced Mixer
MM9XMS-14 制造商:SPECTRUM 制造商全稱:Spectrum Microwave, Inc. 功能描述:Double Balanced Mixer
MM9XMS-15 制造商:SPECTRUM 制造商全稱:Spectrum Microwave, Inc. 功能描述:Triple Balanced Mixer