參數(shù)資料
型號: MM74HCT373N
廠商: Fairchild Semiconductor
文件頁數(shù): 1/10頁
文件大?。?/td> 0K
描述: IC LATCH OCTAL D 3 STATE 20-DIP
標準包裝: 18
系列: 74HCT
邏輯類型: D 型透明鎖存器
電路: 8:8
輸出類型: 三態(tài)
電源電壓: 4.5 V ~ 5.5 V
獨立電路: 1
延遲時間 - 傳輸: 25ns
輸出電流高,低: 7.2mA,7.2mA
工作溫度: -40°C ~ 85°C
安裝類型: 通孔
封裝/外殼: 20-DIP(0.300",7.62mm)
供應商設備封裝: 20-DIP
包裝: 管件
2005 Fairchild Semiconductor Corporation
DS005367
www.fairchildsemi.com
February 1984
Revised May 2005
MM74HCT373
MM74HCT374
3-ST
A
T
E
Oct
a
l
D-
T
ype
La
tch
3-
ST
A
T
E
Oct
a
lD-T
ype
Fl
ip-
F
lop
MM74HCT373 MM74HCT374
3-STATE Octal D-Type Latch
3-STATE Octal D-Type Flip-Flop
General Description
The
MM74HCT373
octal
D-type
latches
and
MM74HCT374 Octal D-type flip flops advanced silicon-gate
CMOS technology, which provides the inherent benefits of
low power consumption and wide power supply range, but
are LS-TTL input and output characteristic & pin-out com-
patible. The 3-STATE outputs are capable of driving 15 LS-
TTL loads. All inputs are protected from damage due to
static discharge by internal diodes to VCC and ground.
When the MM74HCT373 LATCH ENABLE input is HIGH,
the Q outputs will follow the D inputs. When the LATCH
ENABLE goes LOW, data at the D inputs will be retained at
the outputs until LATCH ENABLE returns HIGH again.
When a high logic level is applied to the OUTPUT CON-
TROL input, all outputs go to a high impedance state,
regardless of what signals are present at the other inputs
and the state of the storage elements.
The MM74HCT374 are positive edge triggered flip-flops.
Data at the D inputs, meeting the setup and hold time
requirements, are transferred to the Q outputs on positive
going transitions of the CLOCK (CK) input. When a high
logic level is applied to the OUTPUT CONTROL (OC)
input, all outputs go to a high impedance state, regardless
of what signals are present at the other inputs and the state
of the storage elements.
MM74HCT devices are intended to interface between TTL
and NMOS components and standard CMOS devices.
These parts are also plug in replacements for LS-TTL
devices and can be used to reduce power consumption in
existing designs.
Features
s TTL input characteristic compatible
s Typical propagation delay: 20 ns
s Low input current: 1
PA maximum
s Low quiescent current: 80
PA maximum
s Compatible with bus-oriented systems
s Output drive capability: 15 LS-TTL loads
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Order Number
Package Number
Package Descriptions
MM74HCT373WM
M20B
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
MM74HCT373SJ
M20D
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HCT373MTC
MTC20
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HCT373N
N20A
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
MM74HCT374WM
M20B
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
MM74HCT374SJ
M20D
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HCT374MTC
MTC20
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HCT374N
N20A
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
相關PDF資料
PDF描述
SY55853UKI IC LATCH D 2.5GHZ 10-MSOP
SY55853UKC IC LATCH D 2.5GHZ 10-MSOP
OSTOQ193250 CONN TERM BLK HDR 19POS 3.81MM
OSTTJ0511520 CONN TERM BLK PLUG 5POS 3.5MM
OSTTX080100 TERM BLOCK RISING CLAMP 8POS
相關代理商/技術參數(shù)
參數(shù)描述
MM74HCT373N 制造商:Fairchild Semiconductor Corporation 功能描述:ROHS COMPLIANT:NO
MM74HCT373N 制造商:Fairchild Semiconductor Corporation 功能描述:74HCT CMOS 74HCT373 DIP20 5.5V
MM74HCT373N/A+ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit D-Type Latch
MM74HCT373N/B+ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit D-Type Latch
MM74HCT373NM 制造商:Fairchild Semiconductor Corporation 功能描述: