- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄377975 > MM74C76M (FAIRCHILD SEMICONDUCTOR CORP) Dual J-K Flip-Flops with Clear and Preset PDF資料下載
參數(shù)資料
| 型號(hào)： | MM74C76M |
| 廠(chǎng)商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類(lèi)： | 通用總線(xiàn)功能 |
| 英文描述： | Dual J-K Flip-Flops with Clear and Preset |
| 中文描述： | CMOS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 |
| 封裝： | 0.150 INCH, MS-012, SOIC-16 |
| 文件頁(yè)數(shù)： | 1/7頁(yè) |
| 文件大?。?/td> | 85K |
| 代理商： | MM74C76M |
October 1987
Revised January 1999
M
1999 Fairchild Semiconductor Corporation
DS005884.prf
www.fairchildsemi.com
MM74C73 MM74C76
Dual J-K Flip-Flops with Clear and Preset
General Description
The MM74C73 and MM74C76 dual J-K flip-flops are mono-
lithic complementary MOS (CMOS) integrated circuits con-
structed with N- and P-channel enhancement transistors.
Each flip-flop has independent J, K, clock and clear inputs
and Q and Q outputs. The MM74C76 flip flops also include
preset inputs and are supplied in 16 pin packages. This
flip-flop is edge sensitive to the clock input and change
state on the negative going transition of the clock pulse.
Clear or preset is independent of the clock and is accom-
plished by a low level on the respective input.
Features
I
Supply voltage range:
I
Tenth power TTL compatible:
I
High noise immunity:
3V to 15V
Drive 2 LPTTL loads
0.45 V
CC
(typ.)
50 nW (typ.)
I
Medium speed operation:
I
Low power:
10 MHz (typ.)
Applications
Automotive
Data terminals
Instrumentation
Medical electronics
Alarm systems
Industrial electronics
Remote metering
Computers
Ordering Code:
Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Connection Diagrams
MM74C73
Note:
A logic “0” on clear sets Q to logic “0”.
Top View
MM74C76
Note:
A logic “0” on clear sets Q to a logic “0”.
Note:
A logic “0” on preset sets Q to a logic “1”.
Top View
Order Number
MM74C73N
MM74C76M
MM74C76N
Package Number
N14A
M16A
N16E
Package Description
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MM74C76N | Dual J-K Flip-Flops with Clear and Preset |
| MM74C74 | Dual D-Type Flip-Flop |
| MM74C74 | Dual D Flip-Flop |
| MM74C74J | Dual D Flip-Flop |
| MM74C74N | Dual D Flip-Flop |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MM74C76MX | 功能描述:觸發(fā)器 Dual J-K Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類(lèi)型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類(lèi)型:CMOS 輸出類(lèi)型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| MM74C76N | 功能描述:觸發(fā)器 Dual J-K Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類(lèi)型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類(lèi)型:CMOS 輸出類(lèi)型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| MM74C83N | 制造商:Texas Instruments 功能描述:CMOS SERIES, 4-BIT ADDER/SUBTRACTOR, PDIP16 |
| MM74C85 | 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:4-Bit Magnitude Comparator |
| MM74C85J | 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:4-Bit Magnitude Comparator |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。