- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄229293 > MM74C175J (NATIONAL SEMICONDUCTOR CORP) CMOS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16 PDF資料下載
參數(shù)資料
| 型號： | MM74C175J |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 鎖存器 |
| 英文描述： | CMOS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16 |
| 封裝： | CERAMIC, DIP-16 |
| 文件頁數(shù)： | 3/6頁 |
| 文件大?。?/td> | 114K |
| 代理商： | MM74C175J |
AC Electrical Characteristics TA e 25 C CL e 50 pF unless otherwise noted
Symbol
Parameter
Conditions
Min
Typ
Max
Units
tpd
Propagation Delay Time to
VCC e 5V
190
300
ns
a Logical ‘‘0’’ or Logical ‘‘1’’ from
VCC e 10V
75
110
ns
Clock to Q or Q
tpd
Propagation Delay Time to a
VCC e 5V
180
300
ns
Logical ‘‘0’’ from Clear to Q
VCC e 10V
70
110
ns
tpd
Propagation Delay Time to a
VCC e 5V
230
400
ns
Logical ‘‘1’’ from Clear to Q
VCC e 10V
90
150
ns
tS
Time Prior to Clock Pulse that
VCC e 5V
100
45
ns
Data Must be Present
VCC e 10V
40
16
ns
tH
Time After Clock Pulse that
VCC e 5V
0
b
11
ns
Data Must be Held
VCC e 10V
0
b
4ns
tW
Minimum Clock Pulse Width
VCC e 50V
130
250
ns
VCC e 10V
45
100
ns
tW
Minimum Clear Pulse Width
VCC e 50V
120
250
ns
VCC e 10V
45
100
ns
tr
Maximum Clock Rise Time
VCC e 5V
15
450
m
s
VCC e 10V
50
125
m
s
tf
Maximum Clock Fall Time
VCC e 5V
15
50
m
s
VCC e 10V
50
m
s
fMAX
Maximum Clock Frequency
VCC e 5V
20
35
MHz
VCC e 10V
50
10
MHz
CIN
Input Capacitance
Clear Input (Note 2)
10
pF
Any Other Input
50
pF
CPD
Power Dissipation Capacitance
Per Package (Note 3)
130
pF
AC Parameters are guaranteed by DC correlated testing
Note 1
‘‘Absolute Maximum Ratings’’ are those values beyond which the safety of the device cannot be guaranteed Except for ‘‘Operating Temperature Range’’
they are not meant to imply that the devices should be operated at these limits The table of ‘‘Electrical Characteristics’’ provides conditions for actual device
operation
Note 2
Capacitance is guaranteed by periodic testing
Note 3
CPD determines the no load AC power consumption of any CMOS device For complete explanation see 54C74C Family Characteristics Application Note
AN-90
Switching Time Waveforms
CMOS to CMOS
TLF5900 – 6
3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MXD1013-30ESA | SILICON DELAY LINE, TRUE OUTPUT, PDSO8 |
| MD3FLDL-TTL-40F | ACTIVE DELAY LINE, TRUE OUTPUT, DIP8 |
| MDFLDM-TTL-35F | ACTIVE DELAY LINE, TRUE OUTPUT, DIP8 |
| MC54F533JD | F/FAST SERIES, 8-BIT DRIVER, INVERTED OUTPUT, CDIP20 |
| M74HC138B1N | HC/UH SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDIP16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MM74C175J/A+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Quad D-Type Flip-Flop |
| MM74C175M | 功能描述:觸發(fā)器 Qd D-Type Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| MM74C175MX | 功能描述:觸發(fā)器 Qd D-Type Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| MM74C175N | 功能描述:觸發(fā)器 Qd D-Type Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| MM74C175N/A+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Quad D-Type Flip-Flop |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。