參數(shù)資料
型號(hào): ML69Q6500
廠商: OKI ELECTRIC INDUSTRY CO LTD
元件分類: 微控制器/微處理器
英文描述: 32-BIT, FLASH, 120 MHz, RISC MICROCONTROLLER, PBGA272
封裝: 15 X 15 MM, 0.65 MM PITCH, PLASTIC, LFBGA-272
文件頁(yè)數(shù): 18/18頁(yè)
文件大?。?/td> 284K
代理商: ML69Q6500
Oki Semiconductor 9
ML696500 and ML69Q6500
January 2005, Rev 1.1b
Preliminary
External bus
XA [23:1]
O
Address of the bus that connects external RAM, external ROM, external IO and external DRAM
Secondary
XD [15:0]
I/O
Data bus that connects external RAM, external ROM, external IO and external DRAM
Secondary
External Bus Control Signal
XOE_N
O
External memory access read enable, Active-Low
Secondary
XWE_N
O
External memory access write enable, Active-Low
Secondary
XROMCS_N
O
External ROM chip select, Active-Low
Secondary
XRAMCS_N
O
External RAM chip select, Active-Low
Secondary
XBS1_N
O
External memory byte select (MSB), Active-Low
Secondary
XBS0_N
O
External memory byte select (LSB), Active-Low
Secondary
XIOCS11_N
O
I/O bank 1, chip select 1, Active-Low
Secondary
XIOCS10_N
O
I/O bank 1, chip select 0, Active-Low
Secondary
XIOCS01_N
O
I/O bank 0, chip select 1, Active-Low
Secondary
XIOCS00_N
O
I/O bank 0, chip select 0, Active-Low
Secondary
XWAIT [1:0]
I
Wait signal for I/O bank 0/1. A device slower than the register set value can be connected by inputting this signal (wait
when 1).
Secondary
XSYSCLK
O
AHB clock for external bus
Secondary
External Bus Control Signal (DRAM)
XSDCS_N
O
SDRAM chip select, Active-Low
Secondary
XCAS_N
O
Column address strobe (SDRAM), Active-Low
Secondary
XRAS_N
O
Row address strobe (SDRAM), Active-Low
Secondary
XSDCLK
O
Clock for SDRAM
Secondary
XSDCKE
O
Clock enable (SDRAM)
Secondary
XDQM1
O
Input/output mask (MSB)
Secondary
XDQM0
O
Input/output mask (LSB)
Secondary
DMA control
DREQ
I
DMA request signal. This signal is used if the DREQ type is set by the DMA controller.
Secondary
DREQCLR
O
DREQ signal clear request.
The DMA device turns off the DREQ signal when this signal is output.
Secondary
TCOUT
O
This signal noties the DAM device that the last transfer has been started.
Secondary
General-purpose I/O Port
PIOA[15:0]
I/O
This is a general-purpose port – Because this port has a secondary function, it cannot be used as a port if its secondary
function is used.
Primary
PIOB[15:0]
I/O
This is a general-purpose port – Because this port has a secondary function, it cannot be used as a port if its secondary
function is used.
Primary
PIOC[15:0]
I/O
This is a general-purpose port – Because this port has a secondary function, it cannot be used as a port if its secondary
function is used.
Primary
PIOD [15:0]
I/O
This is a general-purpose port – Because this port has a secondary function, it cannot be used as a port if its secondary
function is used.
Primary
PIOE[15:0]
I/O
This is a general-purpose port.
PIOE[15] is 5-V tolerant.
PIOE[15:12] can be used as IRQ (interrupt requests)
Primary
PIOF[6:0]
I/O
This is a general-purpose port – Because this port has a secondary function, it cannot be used as a port if its secondary
function is used.
Primary
PLAT-SIO
UP_RXD
I
PLAT SIO (UART) receive data
Secondary
UP_TXD
O
PLAT SIO (UART) transmit data
Secondary
IDE
Pin Descriptions (Continued)
Symbol
I/O
Description
Primary/
Secondary
相關(guān)PDF資料
PDF描述
ML696500 32-BIT, 120 MHz, RISC MICROCONTROLLER, PBGA272
ML696500 32-BIT, 120 MHz, RISC MICROCONTROLLER, PBGA272
ML9041-XXBCVWA 17 X 100 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC175
ML9206-XXGA 36 X 16 DOTS DOT MAT LCD DRVR AND DSPL CTLR, PQFP64
ML9206-01GA 36 X 16 DOTS DOT MAT LCD DRVR AND DSPL CTLR, PQFP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ML-6S6/12 制造商:GC Electronics 功能描述:
ML6S6/120V 制造商:GC Electronics 功能描述:
ML-6S6/120V 制造商:GC Electronics 功能描述:
ML6XX14 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:AIGaAs LASER DIODES
ML6XX15 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:AIGaAs LASER DIODES