
FEDL60852A-03
1Semiconductor
ML60852A
58/81
EP3 Receive Byte Counter Register (EP3RXCNT)
Address
0 x 5B
Type
6-Bit data
Access type
Read only
D7
D6
D5
D4
D3
D2
D1
D0
After a hardware reset
0
0000
00
After a bus reset
0
0000
00
Definition
0
Receive byte count (R)
The ML60852A automatically counts the number of bytes in the packet being received. Although the counting is
done only up to the number of bytes equal to the maximum packet size specified in the payload register in the case
of a full packet, the count will be less than that size in the case of a short packet. The local MCU refers to this value
and reads out the data of one packet from the EP3 Receive FIFO.
This register will be invalid when the transfer direction of the EP is set for transmission.
The EP3RXCNT register is cleared under the following conditions.
1. When an OUT token is received for EP3.
2. When the local MCU resets the EP receive packet ready bit.
3. When the local MCU writes a “0” into the stall bit.
EP4, 5 Receive Byte LSB Counter Registers (EP4, 5RXCNTLSB)
Address
0 x 5C, 5D
Type
10-Bit or 9-bit data
Access type
Read only
D7
D6
D5
D4
D3
D2
D1
D0
After a hardware reset
0
0000
00
After a bus reset
0
0000
00
Definition
Receive byte count LSB (R)
The ML60852A automatically counts the number of bytes in the packet being received. Although the counting is
done only up to the number of bytes equal to the maximum packet size specified in the payload register in the case
of a full packet, the count will be less than that size in the case of a short packet. The local MCU refers to this value
and reads out the data of one packet from the EP4/5 Receive FIFO. The lower 8 bits of the receive byte count are
stored in this register and the higher order bits are stored in the EP receive byte counter MSB.
This register will be invalid when the transfer direction of the EP is set for transmission.
The EP4,5RXCNT register is cleared under the following conditions.
1. When an OUT token is received for the EP.
2. When the local MCU resets the EP receive packet ready bit.
3. When the local MCU writes a “0” into the stall bit.