- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45332 > MK60X256VLQ100R (FREESCALE SEMICONDUCTOR INC) FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144 PDF資料下載
參數(shù)資料
| 型號(hào)： | MK60X256VLQ100R |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144 |
| 封裝： | 20 X 20 MM, LQFP-144 |
| 文件頁(yè)數(shù)： | 13/76頁(yè) |
| 文件大?。?/td> | 1862K |
| 代理商： | MK60X256VLQ100R |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)
5.2.1 Device clock specifications
Symbol
Description
Min.
Max.
Unit
Notes
Normal run mode
fSYS
System and core clock
—
100
MHz
fSYS_USB
System and core clock when USB in operation
20
—
MHz
fBUS
Bus clock
—
50
MHz
FB_CLK
FlexBus clock
—
50
MHz
fFLASH
Flash clock
—
25
MHz
VLPR mode
fSYS
System and core clock
—
2
MHz
fBUS
Bus clock
—
2
MHz
FB_CLK
FlexBus clock
—
2
MHz
fFLASH
Flash clock
—
1
MHz
5.2.2 General switching specifications
These general purpose specifications apply to all signals configured for GPIO, UART,
CAN, CMT, IEEE 1588 timer, and I2C signals.
Symbol
Description
Min.
Max.
Unit
Notes
GPIO pin interrupt pulse width (digital glitch filter
disabled) — Synchronous path
1.5
—
Bus clock
cycles
GPIO pin interrupt pulse width (digital glitch filter
disabled, analog filter enabled) — Asynchronous path
100
—
ns
GPIO pin interrupt pulse width (digital glitch filter
disabled, analog filter disabled) — Asynchronous path
16
—
ns
External reset pulse width (digital glitch filter disabled)
TBD
—
Mode select (EZP_CS) hold time after reset
deassertion
2
—
Bus clock
cycles
Port rise and fall time (high drive strength)
Slew disabled
Slew enabled
—
12
36
ns
Port rise and fall time (low drive strength)
Slew disabled
Slew enabled
—
32
36
ns
1. The greater synchronous and asynchronous timing must be met.
2. This is the shortest pulse that is guaranteed to be recognized.
3. 75pF load
General
K60 Sub-Family Data Sheet Data Sheet, Rev. 4, 3/2011.
20
Preliminary
Freescale Semiconductor, Inc.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MK60N512VMC100 | FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA121 |
| MK60N256VMC100 | FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA121 |
| MK68901P05 | MULTIFUNCTION PERIPHERAL, CDIP48 |
| MK68901N04 | MULTIFUNCTION PERIPHERAL, PDIP48 |
| MK68901Q04 | MULTIFUNCTION PERIPHERAL, PQCC52 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MK60X256VMD100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
| MK6116LN-15 | 制造商:STME 功能描述: 制造商:STMicroelectronics 功能描述: 制造商:STMicroelectronics 功能描述:2K X 8 STANDARD SRAM, 150 ns, PDIP24 |
| MK6116N-15 | 制造商:STMicroelectronics 功能描述: |
| MK-612S | 制造商:Silvertronic 功能描述:SET OF LEADS WITH CROC CL |
| MK6192F | 制造商:Ohmite Mfg Co 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。