- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45332 > MK60N256VLL100R (FREESCALE SEMICONDUCTOR INC) FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | MK60N256VLL100R |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP100 |
| 封裝： | 14 X 14 MM, LQFP-100 |
| 文件頁(yè)數(shù)： | 27/73頁(yè) |
| 文件大?。?/td> | 1815K |
| 代理商： | MK60N256VLL100R |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)當(dāng)前第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)
Table 19. Flash command timing specifications (continued)
Symbol
Description
Min.
Typ.
Max.
Unit
Notes
teewr16bers Word-write to erased FlexRAM location
execution time
—
100
TBD
μs
teewr16b32k
teewr16b64k
teewr16b128k
teewr16b256k
Word-write to FlexRAM execution time:
32 KB EEPROM backup
64 KB EEPROM backup
128 KB EEPROM backup
256 KB EEPROM backup
—
TBD
1.5
TBD
2.5
ms
Longword-write to FlexRAM for EEPROM operation
teewr32bers Longword-write to erased FlexRAM location
execution time
—
200
TBD
μs
teewr32b32k
teewr32b64k
teewr32b128k
teewr32b256k
Longword-write to FlexRAM execution time:
32 KB EEPROM backup
64 KB EEPROM backup
128 KB EEPROM backup
256 KB EEPROM backup
—
TBD
2.7
TBD
3.7
ms
1. Assumes 25MHz flash clock frequency.
2. Maximum times for erase parameters based on expectations at cycling end-of-life.
3. For byte-writes to an erased FlexRAM location, the aligned word containing the byte must be erased.
6.4.1.3 Flash (FTFL) current and power specfications
Table 20. Flash (FTFL) current and power specfications
Symbol
Description
Typ.
Unit
IDD_PGM
Worst case programming current in program flash
10
mA
6.4.1.4 Reliability specifications
Table 21. NVM reliability specifications
Symbol
Description
Min.
Typ.1
Max.
Unit
Notes
Program Flash
tnvmretp10k Data retention after up to 10 K cycles
5
TBD
—
years
tnvmretp1k Data retention after up to 1 K cycles
10
TBD
—
years
tnvmretp100 Data retention after up to 100 cycles
15
TBD
—
years
nnvmcycp
Cycling endurance
10 K
TBD
—
cycles
Data Flash
tnvmretd10k Data retention after up to 10 K cycles
5
TBD
—
years
Table continues on the next page...
Peripheral operating requirements and behaviors
K60 Sub-Family Data Sheet Data Sheet, Rev. 4, 3/2011.
Freescale Semiconductor, Inc.
Preliminary
33
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MK60X256VLL100 | FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP100 |
| MK60N512VLQ100R | FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144 |
| MK60N256VLQ100 | FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144 |
| MK60X256VLQ100 | FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144 |
| MK60N512VMD100R | FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA144 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MK60N256VLQ100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
| MK60N256VMD100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
| MK60N512VLL100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K60 Sub-Family Data Sheet |
| MK60N512VLQ100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
| MK60N512VMD100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。