參數資料
型號： MK60DN256ZVLQ10R
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 微控制器/微處理器
英文描述： 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144
封裝： 20 X 20 MM, LQFP-144
文件頁數： 24/78頁
文件大小： 1080K
代理商： MK60DN256ZVLQ10R
Table 15. MCG specifications (continued)
Symbol
Description
Min.
Typ.
Max.
Unit
Notes
fdco_t_DMX3
2
DCO output
frequency
Low range (DRS=00)
732 × ffll_ref
—
23.99
—
MHz
5, 6
Mid range (DRS=01)
1464 × ffll_ref
—
47.97
—
MHz
Mid-high range (DRS=10)
2197 × ffll_ref
—
71.99
—
MHz
High range (DRS=11)
2929 × ffll_ref
—
95.98
—
MHz
Jcyc_fll
FLL period jitter
—
TBD
ps
Jacc_fll
FLL accumulated jitter of DCO output over a 1s
time window
—
TBD
ps
tfll_acquire
FLL target frequency acquisition time
—
1
ms
PLL
fvco
VCO operating frequency
48.0
—
100
MHz
Ipll
PLL operating current
PLL @ 96 MHz (fosc_hi_1 = 8 MHz, fpll_ref =
2 MHz, VDIV multiplier = 48)
—
1060
—
A
Ipll
PLL operating current
PLL @ 48 MHz (fosc_hi_1 = 8 MHz, fpll_ref =
2 MHz, VDIV multiplier = 24)
—
600
—
A
fpll_ref
PLL reference frequency range
2.0
—
4.0
MHz
Jcyc_pll
PLL period jitter (RMS)
fvco = 48 MHz
fvco = 100 MHz
—
120
50
—
ps
Jacc_pll
PLL accumulated jitter over 1s (RMS)
fvco = 48 MHz
fvco = 100 MHz
—
1350
600
—
ps
Dlock
Lock entry frequency tolerance
± 1.49
—
± 2.98
%
Dunl
Lock exit frequency tolerance
± 4.47
—
± 5.97
%
tpll_lock
Lock detector detection time
—
0.15 +
1075(1/
fpll_ref)
ms
1. The startup time is defined as the time between the IRC being enabled, either by the MCG or by the IRCLKEN bit being
set, and the first edge of the internal reference clock.
2. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock
mode).
3. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
4. The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation
(
Δfdco_t) over voltage and temperature should be considered.
Peripheral operating requirements and behaviors
K60 Sub-Family Data Sheet Data Sheet, Rev. 5, 5/2011.
30
Preliminary
Freescale Semiconductor, Inc.
相關PDF資料
PDF描述
MK60DN512ZVLQ10R 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144
MK60DX256ZVLQ10 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144
MK60DN512ZVLQ10 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144
MK60DX256ZVLL10R 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP100
MK60DN256ZVLL10 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP100
相關代理商/技術參數
參數描述
MK60DN256ZVMD10 功能描述:ARM微控制器 - MCU Kinetis 256K enet RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數據總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數據 RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風格:SMD/SMT
MK60DN512VLL10 功能描述:ARM微控制器 - MCU KINETIS 512K ENET RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數據總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數據 RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風格:SMD/SMT
MK60DN512VLL10R 制造商:Freescale Semiconductor 功能描述:MK60DN512VLL10R - Tape and Reel 制造商:Freescale Semiconductor 功能描述:KINETIS 512K ENET - Tape and Reel 制造商:Freescale Semiconductor 功能描述:Kinetis 512K enet
MK60DN512VLQ10 功能描述:ARM微控制器 - MCU KINETIS 512K ENET RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數據總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數據 RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風格:SMD/SMT
MK60DN512VMC10 功能描述:ARM微控制器 - MCU Kinetis 2.x 512K RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數據總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數據 RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*