參數(shù)資料
型號(hào): MK50DX256ZCMC10
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA121
封裝: 8 X 8 MM, MAPBGA-121
文件頁數(shù): 22/73頁
文件大?。?/td> 1006K
代理商: MK50DX256ZCMC10
Table 15. MCG specifications (continued)
Symbol
Description
Min.
Typ.
Max.
Unit
Notes
Jcyc_pll
PLL period jitter (RMS)
fvco = 48 MHz
fvco = 100 MHz
120
50
ps
Jacc_pll
PLL accumulated jitter over 1s (RMS)
fvco = 48 MHz
fvco = 100 MHz
1350
600
ps
Dlock
Lock entry frequency tolerance
± 1.49
± 2.98
%
Dunl
Lock exit frequency tolerance
± 4.47
± 5.97
%
tpll_lock
Lock detector detection time
0.15 +
1075(1/
fpll_ref)
ms
1. The startup time is defined as the time between the IRC being enabled, either by the MCG or by the IRCLKEN bit being
set, and the first edge of the internal reference clock.
2. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock
mode).
3. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
4. The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation
(
Δfdco_t) over voltage and temperature should be considered.
5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
7. This specification was obtained at TBD frequency.
8. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed,
DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE,
FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
9. Excludes any oscillator currents that are also consuming power while PLL is in operation.
10. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of
each PCB and results will vary.
11. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled
(BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes
it is already running.
6.3.2 Oscillator electrical specifications
This section provides the electrical characteristics of the module.
6.3.2.1 Oscillator DC electrical specifications
Table 16. Oscillator DC electrical specifications
Symbol
Description
Min.
Typ.
Max.
Unit
Notes
VDD
Supply voltage
1.71
3.6
V
Table continues on the next page...
Peripheral operating requirements and behaviors
K50 Sub-Family Data Sheet Data Sheet, Rev. 5, 5/2011.
Freescale Semiconductor, Inc.
Preliminary
29
相關(guān)PDF資料
PDF描述
MK50H25Q33 1 CHANNEL(S), 51M bps, SERIAL COMM CONTROLLER, PQCC52
MK50H25-84Q25 1 CHANNEL(S), SERIAL COMM CONTROLLER, PQCC84
MK50H25Q25 1 CHANNEL(S), SERIAL COMM CONTROLLER, PQCC52
MK50H25Q16 1 CHANNEL(S), SERIAL COMM CONTROLLER, PQCC52
MK50H25N33 1 CHANNEL(S), 51M bps, SERIAL COMM CONTROLLER, PDIP48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MK50H25 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:HIGH SPEED LINK LEVEL CONTROLLER
MK50H25-84Q33B 功能描述:射頻無線雜項(xiàng) Hi-Speed Cont 33MHz RoHS:否 制造商:Texas Instruments 工作頻率:112 kHz to 205 kHz 電源電壓-最大:3.6 V 電源電壓-最小:3 V 電源電流:8 mA 最大功率耗散: 工作溫度范圍:- 40 C to + 110 C 封裝 / 箱體:VQFN-48 封裝:Reel
MK50H25-84TQ33B 功能描述:射頻無線雜項(xiàng) Hi-Speed Cont 33MHz RoHS:否 制造商:Texas Instruments 工作頻率:112 kHz to 205 kHz 電源電壓-最大:3.6 V 電源電壓-最小:3 V 電源電流:8 mA 最大功率耗散: 工作溫度范圍:- 40 C to + 110 C 封裝 / 箱體:VQFN-48 封裝:Reel
MK50H25DIP 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:HIGH SPEED LINK LEVEL CONTROLLER
MK50H25N25B 制造商:STMicroelectronics 功能描述:HDLC CONTROLLER - Rail/Tube