- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69033 > MK2059-01SILF (INTEGRATED DEVICE TECHNOLOGY INC) 25.92 MHz, OTHER CLOCK GENERATOR, PDSO20 PDF資料下載
參數(shù)資料
| 型號(hào)： | MK2059-01SILF |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘產(chǎn)生/分配 |
| 英文描述： | 25.92 MHz, OTHER CLOCK GENERATOR, PDSO20 |
| 封裝： | 0.300 INCH, ROHS COMPLIANT, SOIC-20 |
| 文件頁(yè)數(shù)： | 1/11頁(yè) |
| 文件大小： | 259K |
| 代理商： | MK2059-01SILF |
DATASHEET
VCXO-BASED FRAME CLOCK FREQUENCY TRANSLATOR
MK2059-01
IDT VCXO-BASED FRAME CLOCK FREQUENCY TRANSLATOR
1
MK2059-01
REV H 051310
Description
The MK2059-01 is a VCXO (Voltage Controlled Crystal
Oscillator) based clock generator that produces common
telecommunications reference frequencies. The output
clock is phase locked to an 8kHz (frame rate) input
reference clock. The MK2059-01 also provides jitter
attenuation. Included in the selection of output frequencies
are these common system clocks:
1.544 MHz (T1)
2.048 (E1)
19.44 MHz (OC-3)
16.384 MHz (8x E1)
This monolithic IC, combined with an external inexpensive
quartz crystal, can be used to replace a more costly hybrid
VCXO retiming module. Through selection of external loop
filter components, the PLL loop bandwidth and damping
factor can be tailored to meet input clock jitter attenuation
requirements. A loop bandwidth down to the Hz range is
possible
Features
Generates T1, E1, OC-3 and other common telecom
clock frequencies from an 8kHz frame clock
Configurable jitter attenuation characteristics, excellent
for use as a Stratum source de-jitter circuit
2:1 Input MUX for input reference clocks
VCXO-based clock generation offers very low jitter and
phase noise generation
Output clock is phase and frequency locked to the
selected input reference clock
Fixed input to output phase relationship (except for 1.544
MHz and 2.048 MHz output selections)
+115ppm minimum crystal frequency pullability range,
using recommended crystal
Industrial temperature range
Low power CMOS technology
20 pin SOIC package
Single 3.3V power supply
Pb (lead) free package
Block Diagram
Charge
Pump
VCXO
Pullable Crystal
Output
Divider
Feedback
Divider
Phase
Detector
ICLK1
8kHz Ref Input
ICLK2
8kHz Ref Input
ISEL
CLK
X2
X1
ISET
VDD
3
VDD
VIN
CHGP
4
GND
3
SEL2:0
0
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MK2069-02GITR | 160 MHz, OTHER CLOCK GENERATOR, PDSO56 |
| MK2069-02GI | 160 MHz, OTHER CLOCK GENERATOR, PDSO56 |
| MK20DX256ZVMC10R | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA121 |
| MK20DN512ZVMC10 | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA121 |
| MK20N512VML100 | RISC MICROCONTROLLER, PBGA104 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MK2059-01SILFTR | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 VCXO-BASED FRAME CLK FREQUENCY TRANSLATOR RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MK2059-01SITR | 功能描述:IC VCXO CLK JITTER ATTEN 20-SOIC RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| MK2069-01 | 制造商:ICS 制造商全稱:ICS 功能描述:VCXO-Based Line Card Clock Synchronizer |
| MK2069-01GI | 功能描述:IC VCXO CLK SYNCHRONIZER 56TSSOP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| MK2069-01GILF | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 VCXO-BASED LINE CARD CLOCK SYNCHRONIZER RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。