- 您現在的位置：買賣IC網 > PDF目錄182836 > MK1412A 49.152 MHz, VIDEO CLOCK GENERATOR, PDSO8 PDF資料下載
參數資料
| 型號： | MK1412A |
| 元件分類： | 時鐘產生/分配 |
| 英文描述： | 49.152 MHz, VIDEO CLOCK GENERATOR, PDSO8 |
| 封裝： | SOIC-8 |
| 文件頁數： | 1/4頁 |
| 文件大小： | 61K |
| 代理商： | MK1412A |
MK1412
MPEG Audio Clock Synthesizer
MDS 1412 B
1
Revision 060200
Printed 11/15/00
Integrated Circuit Systems, Inc. 525 Race Street San Jose CA 95126 (408)295-9800tel www.icst.com
The MK1412 is the ideal way to generate clocks
for MPEG audio devices in computers. The device
uses ICS/MicroClock’s proprietary mixture of
analog and digital Phase-Locked Loop (PLL)
technology to synthesize one of eight frequencies
(four on each output) from the 14.31818 MHz
reference. In an 8 pin SOIC, the MK1412 can save
component count, board space, and cost over
crystals and oscillators, and increase reliability by
eliminating three expensive mechanical devices
from the board.
We offer many other clocks for computers and
computer peripherals. Consult us when you need
to remove crystals and oscillators from your board.
Due to a long lead time in the original wafer fab
that makes the MK1412S, we have retooled the
die and now call the part the MK1412A. All
functional parameters are the same as or better
than the original part.
Block Diagram
Description
Features
Packaged in 8 pin SOIC
Input crystal or clock frequency of 14.31818 MHz
Provides master MPEG clocks for 32 kHz,
44.1 kHz, 48 kHz and 96 kHz sampling rates
Output clock frequencies of 256x and 512x of the
audio sampling rates compatible with most DACs
Low jitter
Full CMOS output swing with 25mA drive
capability at TTL levels
3.3V or 5V±10% supply voltage
Advanced, low power CMOS process
The A version is the newest version in a more
advanced manufacturing process
Crystal
Oscillator
VDD GND
PLL
Clock Synthesis
and Control
Circuitry
CLK
Output
Buffer
14.31818 MHz
crystal or clock
CLK/2
X2
X1
Output
Buffer
÷ 2
S1, S0
2
相關PDF資料 |
PDF描述 |
|---|---|
| MK1412ATR | 49.152 MHz, VIDEO CLOCK GENERATOR, PDSO8 |
| MK2304S-2ILF | 2304 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| MKF1347 | FEMALE, SINGLE PART CARD EDGE CONN, IDC |
| MKF1348 | FEMALE, SINGLE PART CARD EDGE CONN, IDC |
| MKF1349 | FEMALE, SINGLE PART CARD EDGE CONN, IDC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MK1412ATR | 制造商:ICS 制造商全稱:ICS 功能描述:MPEG Audio Clock Synthesizer |
| MK1412S | 制造商:ICS 制造商全稱:ICS 功能描述:MPEG Audio Clock Synthesizer |
| MK1412STR | 制造商:ICS 制造商全稱:ICS 功能描述:MPEG Audio Clock Synthesizer |
| MK1413 | 制造商:ICS 制造商全稱:ICS 功能描述:MPEG Audio Clock Synthesizer |
| MK1413S | 功能描述:IC AUDIO CLK SOURCE MPEG 8-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數:1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應商設備封裝:* 包裝:* |
發(fā)布緊急采購，3分鐘左右您將得到回復。