DYNAMIC ELECTRICAL CHARACTERISTICS DYNAMIC " />
參數(shù)資料
型號(hào): MCZ33972EW
廠商: Freescale Semiconductor
文件頁(yè)數(shù): 31/32頁(yè)
文件大?。?/td> 0K
描述: IC SWITCH DETECTION MULT 32-SOIC
標(biāo)準(zhǔn)包裝: 42
應(yīng)用: 開關(guān)監(jiān)控
接口: SPI
電源電壓: 8 V ~ 26 V
封裝/外殼: 32-SOIC(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 32-SOIC
包裝: 管件
安裝類型: 表面貼裝
Analog Integrated Circuit Device Data
8
Freescale Semiconductor
33972
ELECTRICAL CHARACTERISTICS
DYNAMIC ELECTRICAL CHARACTERISTICS
DYNAMIC ELECTRICAL CHARACTERISTICS
Table 5. Dynamic Electrical Characteristics
Characteristics noted under conditions 3.1 V
≤ VDD ≤ 5.25 V, 8.0 V ≤ VPWR ≤ 16 V, -40 °C ≤ TC ≤ 125 °C, unless otherwise
noted. Where applicable, typical values reflect the parameter’s approximate average value with VPWR = 13 V, TA = 25 °C.
Characteristic
Symbol
Min
Typ
Max
Unit
SWITCH INPUT
Pulse Wetting Current Time
tPULSE(ON)
15
16
20
ms
Interrupt Delay Time
Normal Mode
tINT-DLY
5.0
16
μs
Sleep Mode Switch Scan Time
tSCAN
100
200
300
μs
Calibrated Scan Timer Accuracy
Sleep Mode
tSCAN TIMER
10
%
Calibrated Interrupt Timer Accuracy
Sleep Mode
tINT TIMER
10
%
DIGITAL INTERFACE TIMING(13)
Required Low-state Duration on VPWR for Reset(14)
VPWR ≤ 0.2 V
tRESET
10
μs
Falling Edge of CS to Rising Edge of SCLK
Required Set-up Time
tLEAD
100
ns
Falling Edge of SCLK to Rising Edge of CS
Required Set-up Time
tLAG
50
ns
SI to Falling Edge of SCLK
Required Set-up Time
tSI(SU)
16
ns
Falling Edge of SCLK to SI
Required Hold Time
tSI(HOLD)
20
ns
SI, CS, SCLK Signal Rise Time(15)
tR(SI)
5.0
ns
SI, CS, SCLK Signal Fall Time(15)
tF(SI)
5.0
ns
Time from Falling Edge of CS to SO Low-impedance(16)
tSO(EN)
55
ns
Time from Rising Edge of CS to SO High-impedance(17)
tSO(DIS)
55
ns
Time from Rising Edge of SCLK to SO Data Valid(18)
tVALID
25
55
ns
Notes
13.
These parameters are guaranteed by design. Production test equipment uses 4.16 MHz, 5.0 V SPI interface.
14.
This parameter is guaranteed by design but not production tested.
15.
Rise and Fall time of incoming SI, CS, and SCLK signals suggested for design consideration to prevent the occurrence of double pulsing.
16.
Time required for valid output status data to be available on SO pin.
17.
Time required for output states data to be terminated at SO pin.
18.
Time required to obtain valid data out from SO following the rise of SCLK with 200 pF load.
相關(guān)PDF資料
PDF描述
MS27484E18F32PB CONN PLUG 32POS STRAIGHT W/PINS
V150C15H150BG2 CONVERTER MOD DC/DC 15V 150W
V150C12H150BG2 CONVERTER MOD DC/DC 12V 150W
MCZ33199EFR2 IC SERIAL LINK DVR AUTO 14-SOIC
82-5370 CONN N PLUG MIL CRIMP RG55
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCZ33972EW/R2 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Multiple Switch Detection Interface with Suppressed Wake-up
MCZ33972EWR2 功能描述:接口 - 專用 MULT-SW DETECT INTFC RoHS:否 制造商:Texas Instruments 產(chǎn)品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:BGA-59
MCZ33972TEW 制造商:Freescale Semiconductor 功能描述:MULTI-SW DETECT W/SUPRES - Bulk
MCZ33972TEW/R2 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Multiple Switch Detection Interface with Suppressed Wake-up
MCZ33972TEWR2 制造商:Freescale Semiconductor 功能描述:MULTI-SW DETECT W/SUPRES - Tape and Reel