參數(shù)資料
型號(hào)： MCZ33780EG
廠商： Freescale Semiconductor
文件頁(yè)數(shù)： 13/37頁(yè)
文件大?。?/td> 0K
描述： IC MASTER DUAL DBUS DIFF 16-SOIC
標(biāo)準(zhǔn)包裝： 47
系列： *
應(yīng)用： *
接口： *
電源電壓： *
封裝/外殼： 16-SOIC（0.295"，7.50mm 寬）
供應(yīng)商設(shè)備封裝： 16-SOIC W
包裝： 管件
安裝類(lèi)型： 表面貼裝
產(chǎn)品目錄頁(yè)面： 808 (CN2011-ZH PDF)
Analog Integrated Circuit Device Data
20
Freescale Semiconductor
33780
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
value to DnH and/or DnL. When the minimum inter-frame
delay has been satisfied, the DSIF pin will go low, indicating
the start of a new transfer frame.
DBUS Driver/Receiver communications involve a frame
(DSIF), a data signal (DSIS), and a data return (DSIR) signal.
These are signals internal to the IC associated with the
prData is shifted out of DSIS (MSB first) and shifted into DSIR
at the same time. As a message is received, it is stored bit-
by-bit into the next available receive FIFO location. For each
data value in the receive FIFO, there is a one-bit status flag
to indicate whether or not there was a CRC error while
receiving the data. At the end of a DBUS transfer (and after
the CRC error status is stable), the RFNEn flag is set (if it was
not already) to indicate there is data in the receive FIFO to be
read.
DATA RATE
In non-spread spectrum mode, the data rate is determined
by the system clock (CLK) and the programmable clock
divider. (The Clock Divider ratio n is defined in Table 10.)
Data Rate = fCLK / (27 * n)
In spread spectrum mode, the data rate is determined by
the system clock (CLK) and the DnOFFSETL/H register
programming. Note the programmable clock divider does not
control the data rate in Spread Spectrum mode. Refer to
Register and Bit Descriptions section for details.
The following table gives the correspondence between the
offset and the data rate for fCLK = 4.0 MHz.
For other clock frequencies, the data rate can be
computed using the following formula:
Data Rate = (fCLK / 33) * (1 + OFFSET / 512)
CRC GENERATION /CHECKING
Whenever a message is sent on the DBUS, a 0- to 8-bit
CRC value is computed and serially sent as the next n bits
after the LSB of the data. The CRC length, polynomial, and
initial seed are determined by the CRCLEN[3:0],
CRCPOLY[7:0], and CRCSEED[7:0] control register fields.
The message, including the CRC bits, is passed along to a
remote peripheral, which computes a separate CRC value as
the message data is received. If this computed CRC does not
agree with the CRC value received in the message, the
peripheral device considers the message invalid.
Messages received include a 0- to 8-bit CRC value, which
was computed in the peripheral device that is responding. As
the message is received, a separate 0- to 8-bit CRC value is
computed and is compared with the CRC value in the
received message. If these values do not agree, the message
is considered invalid and the ERn status bits in the D01STAT
register are set as the receive data is transferred into the
receive data buffer.
When no remote peripheral responds to a message, the
data pattern received will be all zeros with a CRC value of 0,
which may be detected as a CRC error depending on the
values of CRCLEN[3:0], CRCPOLY[7:0], and
CRCSEED[7:0]. On the other hand, if a remote peripheral is
attached and responds with all zeros with a CRC value of
1010, this may be detected as a non-error condition.
CRC COMPUTATION
The CRC algorithm uses a programmable initialization
value, or seed, of CRCSEED[7:0] and a programmable
polynomial of CRCPOLY[7:0]. Figure 16 is a VHDL
description of the CRC algorithm for the DBUS standard 4-bit
CRC with its initial value of 1010. A seed value is chosen so
that a zero data value will generate a CRC value of 1010. A
block diagram of the default CRC calculation is shown in
--------------------------------------------------------------------------
-- Calculates the 4-bit CRC (x^4 + 1) serially for 8 to 16 bits of data.
Table 7. Data Rate versus OFFSET (Spread Spectrum)
OFFSET
Data Rate
HEX
DEC
kHz
00
0
121.2
3F
63
136.1
7A
122
150.1
9F
159
158.9
相關(guān)PDF資料
PDF描述
MC33972ATEW IC SWITCH DETECT SPI 32-SOIC
VI-J5P-IW-F4 CONVERTER MOD DC/DC 13.8V 100W
VI-J5P-IW-F2 CONVERTER MOD DC/DC 13.8V 100W
MCZ33905BD5EK IC SBC CAN HS 5.0V 54SOIC
NCN8024DWR2G IC SMART CARD IC2 28SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCZ33780EG 制造商:Freescale Semiconductor 功能描述:DUAL DBUS MASTER INTERFACE 16SOIC
MCZ33780EGR2 功能描述:多路器開(kāi)關(guān) IC DBUS MASTER RoHS:否 制造商:Texas Instruments 通道數(shù)量:1 開(kāi)關(guān)數(shù)量:4 開(kāi)啟電阻（最大值）:7 Ohms 開(kāi)啟時(shí)間（最大值）: 關(guān)閉時(shí)間（最大值）: 傳播延遲時(shí)間:0.25 ns 工作電源電壓:2.3 V to 3.6 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UQFN-16
MCZ33781EK 功能描述:輸入/輸出控制器接口集成電路 DBUS2 MASTER STND RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray
MCZ33781EKR2 功能描述:輸入/輸出控制器接口集成電路 DBUS2 MASTER STND RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray
MCZ33784EF 功能描述:加速計(jì) - 板上安裝 DBUS2 SENSOR INTERFACE RoHS:否 制造商:Murata 傳感軸:Double 加速:12 g 靈敏度: 封裝 / 箱體: 輸出類(lèi)型:Analog 數(shù)字輸出 - 位數(shù):11 bit 電源電壓-最大:5.25 V 電源電壓-最小:4.75 V 電源電流:4 mA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*