- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄6188 > MCP6V11UT-E/OT (Microchip Technology)IC OPAMP SGL ZERO DRIFT SOT23-5 PDF資料下載
參數(shù)資料
| 型號： | MCP6V11UT-E/OT |
| 廠商： | Microchip Technology |
| 文件頁數(shù)： | 15/40頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC OPAMP SGL ZERO DRIFT SOT23-5 |
| 標準包裝： | 1 |
| 放大器類型： | 零漂移 |
| 電路數(shù)： | 1 |
| 輸出類型： | 滿擺幅 |
| 轉(zhuǎn)換速率： | 0.03 V/µs |
| 增益帶寬積： | 80kHz |
| 電流 - 輸入偏壓： | 5pA |
| 電壓 - 輸入偏移： | 8µV |
| 電流 - 電源： | 7.5µA |
| 電流 - 輸出 / 通道： | 17mA |
| 電壓 - 電源，單路/雙路(±)： | 1.6 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | SC-74A，SOT-753 |
| 供應(yīng)商設(shè)備封裝： | SOT-23-5 |
| 包裝： | 標準包裝 |
| 其它名稱： | MCP6V11UT-E/OTDKR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
MCP6V11/1U
DS25124A-page 22
2012 Microchip Technology Inc.
4.3.4
SOURCE RESISTANCES
The input bias currents have two significant
components; switching glitches that dominate at room
temperature and below, and input ESD diode leakage
currents that dominate at +85°C and above.
Make the resistances seen by the inputs small and
equal. This minimizes the output offset caused by the
input bias currents.
The inputs should see a resistance on the order of 10
to 1 k at high frequencies (i.e., above 1 MHz). This
helps minimize the impact of switching glitches, which
are very fast, on overall performance. In some cases, it
may be necessary to add resistors in series with the
inputs to achieve this improvement in performance.
Small input resistances may be needed for high gains.
Without them, parasitic capacitances might cause
positive feedback and instability.
4.3.5
SOURCE CAPACITANCE
The capacitances seen by the two inputs should be
small and matched. The internal switches connected to
the inputs dump charges on these capacitors; an offset
can be created if the capacitances do not match. Large
input capacitances and source resistances, together
with high gain, can lead to positive feedback and
instability.
4.3.6
CAPACITIVE LOADS
Driving large capacitive loads can cause stability
problems for voltage feedback op amps. As the load
capacitance increases, the feedback loop’s phase
margin decreases and the closed-loop bandwidth is
reduced. This produces gain peaking in the frequency
response, with overshoot and ringing in the step
response. These zero-drift op amps have a different
output impedance than most op amps, due to their
unique topology.
When driving a capacitive load with these op amps, a
improves the feedback loop’s phase margin (stability)
by making the output load resistive at higher
frequencies. The bandwidth will be generally lower
than the bandwidth with no capacitive load.
FIGURE 4-7:
Output Resistor, RISO,
Stabilizes Capacitive Loads.
different capacitive loads and gains. The x-axis is the
load capacitance (CL). The y-axis is the resistance
(RISO).
GN is the circuit’s noise gain. For non-inverting gains,
GN and the Signal Gain are equal. For inverting gains,
GN is 1+|Signal Gain| (e.g., -1 V/V gives GN = +2 V/V).
FIGURE 4-8:
Recommended RISO Values
for Capacitive Loads.
After selecting RISO for your circuit, double check the
resulting frequency response peaking and step
response overshoot. Modify RISO's value until the
response is reasonable. Bench evaluation is helpful.
4.3.7
STABILIZING OUTPUT LOADS
This family of zero-drift op amps has an output
impedance (Figure 2-31 and Figure 2-32) that has a
double zero when the gain is low. This can cause a
large phase shift in feedback networks that have low
impedance near the part’s bandwidth. This large phase
shift can cause stability problems.
Figure 4-9 shows that the load on the output is
(RL +RISO)||(RF +RG), where RISO is before the load
(like Figure 4-7). This load needs to be large enough to
maintain performance; it should be at least 10 k.
FIGURE 4-9:
Output Load.
RISO
CL
VOUT
U1
MCP6V1X
1E+03
1.E+04
1.E+05
m
mended
R
ISO
()
R
L||(RF + RG) 100 k
100k
10k
1k
1.E+02
1.E+03
1.E-11
1.E-10
1.E-09
1.E-08
1.E-07
1.E-06
Reco
m
Capacitive Load (F)
G
N = 1
G
N = 10
G
N = 100
100
1k
10p
100p
1n
10n
100n
1μ
RG
RF
VOUT
U1
MCP6V1X
RL
CL
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 963108-2000-AR-PT | CONN SOCKET SGL 8POS GOLD SMD |
| 929984-01-11-RK | CONN RCPT 11POS STR .100" TIN |
| MCP6V11UT-E/LT | IC OPAMP SGL ZERO DRIFT SC70-5 |
| LPPB122CFFN-RC | CONN HEADER .050" 24PS DL PCB AU |
| CN0805M6G | VARISTOR 6VRMS 0805 SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCP6V26-E/MS | 功能描述:運算放大器 - 運放 Single, Auto-Zero Op Amp, E Temp RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
| MCP6V26-E/SN | 功能描述:運算放大器 - 運放 Single, Auto-Zero Op Amp, E Temp RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
| MCP6V26T-E/MNY | 功能描述:運算放大器 - 運放 Single, Auto-Zero Op Amp, E Temp RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
| MCP6V26T-E/MS | 功能描述:運算放大器 - 運放 Single, Auto-Zero Op Amp, E Temp RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
| MCP6V26T-E/SN | 功能描述:運算放大器 - 運放 Single, Auto-Zero Op Amp, E Temp RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。