- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄2159 > MCP669T-E/ML (Microchip Technology)IC OPAMP QUAD 60MHZ 16QFN PDF資料下載
參數(shù)資料
| 型號(hào)： | MCP669T-E/ML |
| 廠(chǎng)商： | Microchip Technology |
| 文件頁(yè)數(shù)： | 14/68頁(yè) |
| 文件大小： | 0K |
| 描述： | IC OPAMP QUAD 60MHZ 16QFN |
| 標(biāo)準(zhǔn)包裝： | 3,300 |
| 放大器類(lèi)型： | 通用 |
| 電路數(shù)： | 4 |
| 輸出類(lèi)型： | 滿(mǎn)擺幅 |
| 轉(zhuǎn)換速率： | 32 V/µs |
| 增益帶寬積： | 60MHz |
| 電流 - 輸入偏壓： | 6pA |
| 電壓 - 輸入偏移： | 1800µV |
| 電流 - 電源： | 6mA |
| 電流 - 輸出 / 通道： | 80mA |
| 電壓 - 電源，單路/雙路(±)： | 2.5 V ~ 5.5 V，±1.25 V ~ 2.75 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 16-VQFN 裸露焊盤(pán) |
| 供應(yīng)商設(shè)備封裝： | 16-QFN（4x4） |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)
2009-2012 Microchip Technology Inc.
DS22194D-page 21
MCP660/1/2/3/4/5/9
4.0
APPLICATIONS
The MCP660/1/2/3/4/5/9 family is manufactured using
the Microchip state-of-the-art CMOS process. It is
designed for low-cost, low-power and high-speed
applications. Its low supply voltage, low quiescent cur-
rent and wide bandwidth make the MCP660/1/2/3/4/5/9
ideal for battery-powered applications.
4.1
Input
4.1.1
PHASE REVERSAL
The input devices are designed to not exhibit phase
inversion when the input pins exceed the supply volt-
ages. Figure 2-39 shows an input voltage exceeding
both supplies with no phase inversion.
4.1.2
INPUT VOLTAGE AND CURRENT
LIMITS
The electrostatic discharge (ESD) protection on the
inputs can be depicted as shown in Figure 4-1. This
structure was chosen to protect the input transistors,
and to minimize input bias current (IB). The input ESD
diodes clamp the inputs when they try to go more than
one diode drop below VSS. They also clamp any
voltages that go too far above VDD; their breakdown
voltage is high enough to allow normal operation, and
low enough to bypass quick ESD events within the
specified limits.
FIGURE 4-1:
Simplified Analog Input ESD
Structures.
In order to prevent damage and/or improper operation
of these amplifiers, the circuit must limit the currents
(and voltages) at the input pins (see Section 1.1
the recommended approach to protecting these inputs.
The internal ESD diodes prevent the input pins (VIN+
and VIN-) from going too far below ground, and the
resistors R1 and R2 limit the possible current drawn out
of the input pins. Diodes D1 and D2 prevent the input
pins (VIN+ and VIN-) from going too far above VDD, and
dump any currents onto VDD.
When implemented as shown, resistors R1 and R2 also
limit the current through D1 and D2.
FIGURE 4-2:
Protecting the Analog
Inputs.
It is also possible to connect the diodes to the left of the
resistors R1 and R2. If they are, the currents through
the diodes D1 and D2 need to be limited by some other
mechanism. The resistors then serve as in-rush current
IN+ and
VIN-) should be very small.
A significant amount of current can flow out of the
inputs (through the ESD diodes) when the Common
mode voltage (VCM) is below ground (VSS); see
Figure 2-13. Applications that are high impedance may
need to limit the usable voltage range.
4.1.3
NORMAL OPERATION
The input stage of the MCP660/1/2/3/4/5/9 op amps
uses a differential PMOS input stage. It operates at low
Common mode input voltages (VCM), with VCM
between VSS – 0.3V and VDD – 1.3V. To ensure proper
operation, the input offset voltage (VOS) is measured at
5 and Figure 2-6 for temperature effects.
When operating at very low non-inverting gains, the
output voltage is limited at the top by the VCM range
FIGURE 4-3:
Unity Gain Voltage
Limitations for Linear Operation.
Bond
Pad
Bond
Pad
Bond
Pad
VDD
VIN+
VSS
Input
Stage
Bond
Pad
VIN-
V1
R1
VDD
D1
R1 >
VSS – (minimum expected V1)
2 mA
VOUT
R2 >
VSS – (minimum expected V2)
2 mA
V2
R2
D2
MCP66X
VIN
VDD
VOUT
VSS V
IN V
OUT
VDD 1.3V
–
MCP66X
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCP6H04T-E/SL | IC OPAMP QUAD16V 1.2MHZ 14SOIC |
| MCP6N11T-100E/SN | IC AMP INSTR RRIO 35MHZ 8SOIC |
| MCP6V11T-E/OT | IC OPAMP SGL ZERO DRIFT SOT23-5 |
| MCP6V27T-E/SN | IC OPAMP DUAL AUTO-ZERO 8SOIC |
| MCP6V31UT-E/LT | IC OPAMP SGL ZERO DRIFT SC70-5 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCP6G01-E/MS | 功能描述:特殊用途放大器 Single Selectable Gain Amplifiers RoHS:否 制造商:Texas Instruments 通道數(shù)量:Single 共模抑制比（最小值）: 輸入補(bǔ)償電壓: 工作電源電壓:3 V to 5.5 V 電源電流:5 mA 最大功率耗散: 最大工作溫度:+ 70 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-20 封裝:Reel |
| MCP6G01-E/P | 制造商:Microchip Technology Inc 功能描述:SINGLE 1.8V, 1 MHZ GAIN BLOCK, E TEMP - Rail/Tube |
| MCP6G01-E/SN | 功能描述:特殊用途放大器 Single Selectable Gain Amplifiers RoHS:否 制造商:Texas Instruments 通道數(shù)量:Single 共模抑制比（最小值）: 輸入補(bǔ)償電壓: 工作電源電壓:3 V to 5.5 V 電源電流:5 mA 最大功率耗散: 最大工作溫度:+ 70 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-20 封裝:Reel |
| MCP6G01RT-E/OT | 功能描述:特殊用途放大器 Sngl 1.8V1MHz Gain Blk E temp RoHS:否 制造商:Texas Instruments 通道數(shù)量:Single 共模抑制比（最小值）: 輸入補(bǔ)償電壓: 工作電源電壓:3 V to 5.5 V 電源電流:5 mA 最大功率耗散: 最大工作溫度:+ 70 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-20 封裝:Reel |
| MCP6G01T-E/MS | 功能描述:特殊用途放大器 Single Selectable Gain Amplifiers RoHS:否 制造商:Texas Instruments 通道數(shù)量:Single 共模抑制比（最小值）: 輸入補(bǔ)償電壓: 工作電源電壓:3 V to 5.5 V 電源電流:5 mA 最大功率耗散: 最大工作溫度:+ 70 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-20 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。