參數(shù)資料
型號: MCP4141T-503E/MF
廠商: Microchip Technology
文件頁數(shù): 40/88頁
文件大?。?/td> 0K
描述: IC POT DGTL SNGL 50K SPI 8DFN
標(biāo)準(zhǔn)包裝: 3,300
系列: WiperLock™
接片: 129
電阻(歐姆): 50k
電路數(shù): 1
溫度系數(shù): 標(biāo)準(zhǔn)值 150 ppm/°C
存儲器類型: 易失
接口: 3 線 SPI(芯片選擇)
電源電壓: 1.8 V ~ 5.5 V
工作溫度: -40°C ~ 125°C
安裝類型: 表面貼裝
封裝/外殼: 8-VDFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 8-DFN-EP(3x3)
包裝: 帶卷 (TR)
2008 Microchip Technology Inc.
DS22059B-page 45
MCP414X/416X/424X/426X
7.0
DEVICE COMMANDS
The MCP4XXX’s SPI command format supports 16
memory address locations and four commands. Each
command has two modes. These are:
Normal Serial Commands
High-Voltage Serial Commands
Normal serial commands are those where the CS pin is
driven to VIL. With High-Voltage Serial Commands, the
CS pin is driven to VIHH. In each mode, there are four
possible commands. These commands are shown in
The 8-bit commands (Increment Wiper and Decre-
commands) contain a Command Byte,
see Figure 7-1, while 16-bit commands (Read Data
and Write Data commands) contain a Command Byte
and a Data Byte. The Command Byte contains two data
bits, see Figure 7-1.
Table 7-2 shows the supported commands for each
memory location and the corresponding values on the
SDI and SDO pins.
Table 7-3 shows an overview of all the SPI commands
and their interaction with other device features.
7.1
Command Byte
The Command Byte has three fields, the Address, the
Command, and 2 Data bits, see Figure 7-1. Currently
only one of the data bits is defined (D8). This is for the
Write command.
The device memory is accessed when the master
sends a proper Command Byte to select the desired
operation. The memory location getting accessed is
contained in the Command Byte’s AD3:AD0 bits. The
action desired is contained in the Command Byte’s
C1:C0 bits, see Table 7-1. C1:C0 determines if the
desired memory location will be read, written,
Incremented (wiper setting +1) or Decremented (wiper
setting -1). The Increment and Decrement commands
are only valid on the volatile wiper registers, and in
High Voltage commands to enable/disable WiperLock
Technology and Software Write Protect.
As the Command Byte is being loaded into the device
(on the SDI pin), the device’s SDO pin is driving. The
SDO pin will output high bits for the first six bits of that
command. On the 7th bit, the SDO pin will output the
CMDERR bit state (see Section 7.3 “Error Condi-
). The 8th bit state depends on the the command
selected.
TABLE 7-1:
COMMAND BIT OVERVIEW
FIGURE 7-1:
General SPI Command Formats.
C1:C0
Bit
States
Command
# of
Bits
Operates on
Volatile/
Non-Volatile
memory
11
Read Data
16-Bits Both
00
Write Data
16-Bits Both
01
Increment (1)
8-Bits
Volatile Only
10
Decrement (1)
8-Bits
Volatile Only
Note 1:
High Voltage Increment and Decrement
commands on select non-volatile memory
locations
enable/disable
WiperLock
Technology and the software Write
Protect feature.
A
D
3
A
D
2
A
D
1
A
D
0
C
1
C
0
D
9
D
8
Memory
Command Byte
Data
Address
Bits
Command
Bits
A
D
3
A
D
2
A
D
1
A
D
0
C
1
C
0
D
9
D
8
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
Memory
16-bit Command
Data
Address
Bits
Command
Bits
0 0 = Write Data
0 1 = INCR
1 0 = DECR
1 1 = Read Data
C C
1 0
Command
Bits
8-bit Command
Command Byte
Data Byte
相關(guān)PDF資料
PDF描述
VE-B6D-MV CONVERTER MOD DC/DC 85V 150W
VE-2N2-MY-F4 CONVERTER MOD DC/DC 15V 50W
MS27474T18A28S CONN RCPT 28POS JAM NUT W/SCKT
MCP4141T-502E/MF IC POT DGTL SNGL 5K SPI 8DFN
VE-2N2-MY-F2 CONVERTER MOD DC/DC 15V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCP4141T-503I/MF 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:7/8-Bit Single/Dual SPI Digital POT with Non-Volatile Memory
MCP4141T-503I/ML 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:7/8-Bit Single/Dual SPI Digital POT with Non-Volatile Memory
MCP4141T-503I/MS 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:7/8-Bit Single/Dual SPI Digital POT with Non-Volatile Memory
MCP4141T-503I/P 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:7/8-Bit Single/Dual SPI Digital POT with Non-Volatile Memory
MCP4141T-503I/SL 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:7/8-Bit Single/Dual SPI Digital POT with Non-Volatile Memory