- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9351 > MCP4141-502E/SN (Microchip Technology)IC POT DGTL SNGL 5K SPI 8SOIC PDF資料下載
參數(shù)資料
| 型號： | MCP4141-502E/SN |
| 廠商： | Microchip Technology |
| 文件頁數(shù)： | 47/88頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC POT DGTL SNGL 5K SPI 8SOIC |
| 標(biāo)準(zhǔn)包裝： | 100 |
| 系列： | WiperLock™ |
| 接片： | 129 |
| 電阻（歐姆）： | 5k |
| 電路數(shù)： | 1 |
| 溫度系數(shù)： | 標(biāo)準(zhǔn)值 150 ppm/°C |
| 存儲器類型： | 易失 |
| 接口： | 3 線 SPI（芯片選擇） |
| 電源電壓： | 1.8 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SOICN |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當(dāng)前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
2008 Microchip Technology Inc.
DS22059B-page 51
MCP414X/416X/424X/426X
7.6
Read Data
Normal and High Voltage
The Read command is a 16-bit command. The Read
Command can be issued to both the Volatile and
Non-Volatile memory locations. The format of the
command is shown in Figure 7-4.
The first 6-bits of the Read command determine the
address and the command. The 7th clock will output
the CMDERR bit on the SDO pin. The remaining
9-clocks the device will transmit the 9 data bits (D8:D0)
of the specified address (AD3:AD0).
Figure 7-4 shows the SDI and SDO information for a
Read command.
During a write cycle (Write or High Voltage Write to a
Non-Volatile memory location) the Read command can
only read the Volatile memory locations. By reading the
Status Register (04h), the Host Controller can
determine when the write cycle has completed (via the
state of the EEWA bit).
7.6.1
SINGLE READ
The read operation requires that the CS pin be in the
active state (VILor VIHH). Typically, the CS pin will be in
the inactive state (VIH) and is driven to the active state
(VILor VIHH). The 16-bit Read Command (Command
Byte and Data Byte) is then clocked in on the SCK and
SDI pins. The SDO pin starts driving data on the 7th bit
(CMDERR bit) and the addressed data comes out on
the 8th through 16th clocks. Figure 6-3 through
Figure 6-6 show possible waveforms for a single read.
Figure 6-5 and Figure 6-6 show the single read
waveforms when the SDI and SDO signals are
multiplexed on the same pin. For additional information
on the multiplexing of these signals, refer to
FIGURE 7-4:
Read Command - SDI and SDO States.
A
D
3
A
D
2
A
D
1
A
D
0
1
XXXXXXXXXX
1111111
D
8
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
Valid Address/Command combination
1111110000000000 Attempted Non-Volatile Memory Read
during Non-Volatile Memory Write Cycle
COMMAND BYTE
DATA BYTE
SDI
SDO
READ DATA
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS1248WP-120IND+ | IC NVSRAM 1MBIT 120NS 34PCM |
| DS1248Y-70IND+ | IC NVSRAM 1MBIT 70NS 32DIP |
| DS1248W-120IND+ | IC NVSRAM 1MBIT 120NS 32DIP |
| DS1251W-120+ | IC NVSRAM 4MBIT 120NS 32DIP |
| MCP4141-502E/MS | IC POT DGTL SNGL 5K SPI 8MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCP4141-502I/MF | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:7/8-Bit Single/Dual SPI Digital POT with Non-Volatile Memory |
| MCP4141-502I/ML | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:7/8-Bit Single/Dual SPI Digital POT with Non-Volatile Memory |
| MCP4141-502I/MS | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:7/8-Bit Single/Dual SPI Digital POT with Non-Volatile Memory |
| MCP4141-502I/P | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:7/8-Bit Single/Dual SPI Digital POT with Non-Volatile Memory |
| MCP4141-502I/SL | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:7/8-Bit Single/Dual SPI Digital POT with Non-Volatile Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。