參數(shù)資料
型號： MCP4018T-503E/LT
廠商： Microchip Technology
文件頁數(shù)： 31/51頁
文件大?。?/td> 0K
描述： IC DGTL POT 50K 128TAPS SC70-6
標準包裝： 1
接片： 128
電阻（歐姆）： 50k
電路數(shù)： 1
溫度系數(shù)： 標準值 150 ppm/°C
存儲器類型： 易失
接口： I²C
電源電壓： 1.8 V ~ 5.5 V
工作溫度： -40°C ~ 125°C
安裝類型： 表面貼裝
封裝/外殼： 6-TSSOP，SC-88，SOT-363
供應商設備封裝： SC-70-6
包裝： 標準包裝
產(chǎn)品目錄頁面： 674 (CN2011-ZH PDF)
其它名稱： MCP4018T-503E/LTDKR
2009 Microchip Technology Inc.
DS22147A-page 37
MCP4017/18/19
5.3
Software Reset Sequence
At times it may become necessary to perform a
Software Reset Sequence to ensure the MCP4017/18/
19 device is in a correct and known I2C Interface state.
This only resets the I2C state machine.
This is useful if the MCP4017/18/19 device powers up
in an incorrect state (due to excessive bus noise, etc),
or if the Master Device is reset during communication.
Figure 5-11 shows the communication sequence to
software reset the device.
FIGURE 5-11:
Software Reset Sequence
Format.
The 1st Start bit will cause the device to reset from a
state in which it is expecting to receive data from the
Master Device.In this mode, the device is monitoring
the data bus in Receive mode and can detect the Start
bit forces an internal Reset.
The nine bits of ‘1’ are used to force a Reset of those
devices that could not be reset by the previous Start bit.
This occurs only if the MCP4017/18/19 is driving an A
on the I2C bus, or is in output mode (from a Read
command) and is driving a data bit of ‘0’ onto the I2C
bus. In both of these cases, the previous Start bit could
not be generated due to the MCP4017/18/19 holding
the bus low. By sending out nine ‘1’ bits, it is ensured
that the device will see a A (the Master Device does not
drive the I2C bus low to acknowledge the data sent by
the MCP4017/18/19), which also forces the MCP4017/
18/19 to reset.
The 2nd Start bit is sent to address the rare possibility
of an erroneous write. This could occur if the Master
Device was reset while sending a Write command to
the MCP4017/18/19, AND then as the Master Device
returns to normal operation and issues a Start condition
while the MCP4017/18/19 is issuing an A. In this case
if the 2nd Start bit is not sent (and the Stop bit was sent)
the MCP4017/18/19 could initiate a write cycle.
The Stop bit terminates the current I2C bus activity. The
MCP4017/18/19 wait to detect the next Start condition.
This sequence does not effect any other I2C devices
which may be on the bus, as they should disregard this
as an invalid command.
5.4
Serial Commands
The MCP4017/18/19 devices support 2 serial
commands. These commands are:
Note:
This technique should be supported by
any I2C compliant device. The 24xxxx I2C
Serial EEPROM devices support this tech-
nique, which is documented in AN1028.
Note:
The potential for this erroneous write
ONLY occurs if the Master Device is reset
while sending a Write command to the
MCP4017/18/19.
S
‘1’ ‘1’ ‘1’ ‘1’ ‘1’ ‘1’ ‘1’ ‘1’
S
P
Start
bit
Nine bits of ‘1’
Start bit
Stop bit
相關PDF資料
PDF描述
VI-23H-MW CONVERTER MOD DC/DC 52V 100W
DS1743-100+ IC RTC RAM Y2K 5V 100NS 28-EDIP
VI-23F-MX-B1 CONVERTER MOD DC/DC 72V 75W
VI-23F-MW CONVERTER MOD DC/DC 72V 100W
VI-23D-MX-B1 CONVERTER MOD DC/DC 85V 75W
相關代理商/技術參數(shù)
參數(shù)描述
MCP4019 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:7-Bit Single I2C? Digital POT with Volatile Memory in SC70
MCP4019-103E/LT 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:7-Bit Single I2C? Digital POT with Volatile Memory in SC70
MCP4019-104E/LT 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:7-Bit Single I2C? Digital POT with Volatile Memory in SC70
MCP4019-502E/LT 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:7-Bit Single I2C? Digital POT with Volatile Memory in SC70
MCP4019-503E/LT 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:7-Bit Single I2C? Digital POT with Volatile Memory in SC70
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*