![](http://datasheet.mmic.net.cn/Microchip-Technology/MCP2510T-E-SO_datasheet_98956/MCP2510T-E-SO_61.png)
2009 Microchip Technology Inc.
DS39637D-page 61
PIC18F2480/2580/4480/4580
TXB2D6
2480 2580 4480 4580
xxxx xxxx
uuuu uuuu
0uuu uuuu
TXB2D5
2480 2580 4480 4580
xxxx xxxx
uuuu uuuu
0uuu uuuu
TXB2D4
2480 2580 4480 4580
xxxx xxxx
uuuu uuuu
0uuu uuuu
TXB2D3
2480 2580 4480 4580
xxxx xxxx
uuuu uuuu
0uuu uuuu
TXB2D2
2480 2580 4480 4580
xxxx xxxx
uuuu uuuu
0uuu uuuu
TXB2D1
2480 2580 4480 4580
xxxx xxxx
uuuu uuuu
0uuu uuuu
TXB2D0
2480 2580 4480 4580
xxxx xxxx
uuuu uuuu
0uuu uuuu
TXB2DLC
2480 2580 4480 4580
-x-- xxxx
-u-- uuuu
TXB2EIDL
2480 2580 4480 4580
xxxx xxxx
uuuu uuuu
TXB2EIDH
2480 2580 4480 4580
xxxx xxxx
uuuu uuuu
TXB2SIDL
2480 2580 4480 4580
xxxx x-xx
uuuu u-uu
-uuu uuuu
TXB2SIDH
2480 2580 4480 4580
xxx- x-xx
uuu- u-uu
TXB2CON
2480 2580 4480 4580
0000 0-00
uuuu u-uu
RXM1EIDL
2480 2580 4480 4580
xxxx xxxx
uuuu uuuu
RXM1EIDH
2480 2580 4480 4580
xxxx xxxx
uuuu uuuu
RXM1SIDL
2480 2580 4480 4580
xxx- x-xx
uuu- u-uu
RXM1SIDH
2480 2580 4480 4580
xxxx xxxx
uuuu uuuu
RXM0EIDL
2480 2580 4480 4580
xxxx xxxx
uuuu uuuu
RXM0EIDH
2480 2580 4480 4580
xxxx xxxx
uuuu uuuu
RXM0SIDL
2480 2580 4480 4580
xxx- x-xx
uuu- u-uu
RXM0SIDH
2480 2580 4480 4580
xxxx xxxx
uuuu uuuu
RXF5EIDL
2480 2580 4480 4580
xxxx xxxx
uuuu uuuu
RXF5EIDH
2480 2580 4480 4580
xxxx xxxx
uuuu uuuu
RXF5SIDL
2480 2580 4480 4580
xxx- x-xx
uuu- u-uu
RXF5SIDH
2480 2580 4480 4580
xxxx xxxx
uuuu uuuu
RXF4EIDL
2480 2580 4480 4580
xxxx xxxx
uuuu uuuu
RXF4EIDH
2480 2580 4480 4580
xxxx xxxx
uuuu uuuu
RXF4SIDL
2480 2580 4480 4580
xxx- x-xx
uuu- u-uu
RXF4SIDH
2480 2580 4480 4580
xxxx xxxx
uuuu uuuu
RXF3EIDL
2480 2580 4480 4580
xxxx xxxx
uuuu uuuu
RXF3EIDH
2480 2580 4480 4580
xxxx xxxx
uuuu uuuu
TABLE 5-4:
INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)
Register
Applicable Devices
Power-on Reset,
Brown-out Reset
MCLR Resets,
WDT Reset,
RESET Instruction,
Stack Resets
Wake-up via WDT
or Interrupt
Legend: u = unchanged, x = unknown, - = unimplemented bit, read as ‘0’, q = value depends on condition.
Shaded cells indicate conditions do not apply for the designated device.
Note 1:
One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
2:
When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt
vector (0008h or 0018h).
3:
When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are
updated with the current value of the PC. The STKPTR is modified to point to the next location in the
hardware stack.
4:
See Table 5-3 for Reset value for specific condition.
5:
Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When
not enabled as PORTA pins, they are disabled and read ‘0’.
6:
This register reads all ‘0’s until ECAN technology is set up in Mode 1 or Mode 2.