- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371094 > MCM69R819AZP7 (MOTOROLA INC) 4M Late Write LVTTL PDF資料下載
參數(shù)資料
| 型號(hào)： | MCM69R819AZP7 |
| 廠商： | MOTOROLA INC |
| 元件分類： | DRAM |
| 英文描述： | 4M Late Write LVTTL |
| 中文描述： | 256K X 18 LATE-WRITE SRAM, 3.5 ns, PBGA119 |
| 封裝： | 14 X 22 MM, 1.27 MM PITCH, PLASTIC, BGA-119 |
| 文件頁數(shù)： | 15/20頁 |
| 文件大?。?/td> | 212K |
| 代理商： | MCM69R819AZP7 |
MCM69R737A
MCM69R819A
15
MOTOROLA FAST SRAM
MCM69R737A Bump/Bit Scan Order
BIT
#
Signal
Name
Bump
ID
Bit
#
Signal
Name
Bump
ID
1
M2
5R
36
SA
3B
2
SA
4P
37
NC
2B
3
SA
4T
38
SA
3A
4
SA
6R
39
SA
3C
5
SA
5T
40
SA
2C
6
ZZ
7T
41
SA
2A
7
DQa
6P
42
DQc
2D
8
DQa
7P
43
DQc
1D
9
DQa
6N
44
DQc
2E
10
DQa
7N
45
DQc
1E
11
DQa
6M
46
DQc
2F
12
DQa
6L
47
DQc
2G
13
DQa
7L
48
DQc
1G
14
DQa
6K
49
DQc
2H
15
DQa
7K
50
DQc
1H
16
SBa
5L
51
SBc
3G
17
CK
4L
52
NC
4D
18
CK
4K
53
SS
4E
19
G
4F
54
NC
4G
20
SBb
5G
55
NC
4H
21
DQb
7H
56
SW
4M
22
DQb
6H
57
SBd
3L
23
DQb
7G
58
DQd
1K
24
DQb
6G
59
DQd
2K
25
DQb
6F
60
DQd
1L
26
DQb
7E
61
DQd
2L
27
DQb
6E
62
DQd
2M
28
DQb
7D
63
DQd
1N
29
DQb
6D
64
DQd
2N
30
SA
6A
65
DQd
1P
31
SA
6C
66
DQd
2P
32
SA
5C
67
SA
3T
33
SA
5A
68
SA
2R
34
NC
6B
69
SA
4N
35
SA
5B
70
M1
3R
MCM69R819A Bump/Bit Scan Order
Bit
#
Signal
Name
Bump
ID
Bit
#
Signal
Name
Bump
ID
1
M2
5R
36
SBb
3G
2
SA
6T
37
NC
4D
3
SA
4P
38
SS
4E
4
SA
6R
39
NC
4G
5
SA
5T
40
NC
4H
6
ZZ
7T
41
SW
4M
7
DQa
7P
42
DQb
2K
8
DQa
6N
43
DQb
1L
9
DQa
6L
44
DQb
2M
10
DQa
7K
45
DQb
1N
11
SBa
5L
46
DQb
2P
12
CK
4L
47
SA
3T
13
CK
4K
48
SA
2R
14
G
4F
49
SA
4N
15
DQa
6H
50
SA
2T
16
DQa
7G
51
M1
3R
17
DQa
6F
18
DQa
7E
19
DQa
6D
20
SA
6A
21
SA
6C
22
SA
5C
23
SA
5A
24
NC
6B
25
SA
5B
26
SA
3B
27
NC
2B
28
SA
3A
29
SA
3C
30
SA
2C
31
SA
2A
32
DQb
1D
33
DQb
2E
34
DQb
2G
35
DQb
1H
NOTES:
1. The NC pads listed in this table are indeed no connects, but are represented in the boundary scan register by a “place holder” bit that is forced
to logic 1. These pads are reserved for use as address inputs on higher density RAMs that follow this pad out and scan order standard.
2. In scan mode, differential inputs CK and CK are referenced to each other and must be at opposite logic levels for reliable operation.
3. M1 and M2 are not ordinary inputs and may not respond to standard I/O logic levels. M1 and M2 must be driven to within 100 mV of a VDD
or VSS supply rail to ensure consistent results.
4. ZZ must remain at VIL during boundary scan to ensure consistent results.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCM69R819AZP8 | 4M Late Write LVTTL |
| MCM69R819AZP8R | 4M Late Write LVTTL |
| MCM69R818AZP6R | 4M Late Write HSTL |
| MCM69R736AZP5 | 4M Late Write HSTL |
| MCM69R818AZP5 | 4M Late Write HSTL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCM69R819AZP7R | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:4M Late Write LVTTL |
| MCM69R819AZP8 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:4M Late Write LVTTL |
| MCM69R819AZP8R | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:4M Late Write LVTTL |
| MCM69R820AZP5 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:4M Late Write 2.5 V I/O |
| MCM69R820AZP5R | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:4M Late Write 2.5 V I/O |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。