- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371094 > MCM69P618CTQ4.5 (MOTOROLA INC) 64K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM PDF資料下載
參數(shù)資料
| 型號： | MCM69P618CTQ4.5 |
| 廠商： | MOTOROLA INC |
| 元件分類： | SRAM |
| 英文描述： | 64K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
| 中文描述： | 64K X 18 CACHE SRAM, PQFP100 |
| 封裝： | TQFP-100 |
| 文件頁數(shù)： | 8/12頁 |
| 文件大?。?/td> | 205K |
| 代理商： | MCM69P618CTQ4.5 |
MCM69P618C
8
MOTOROLA FAST SRAM
AC OPERATING CONDITIONS AND CHARACTERISTICS
(VDD = 3.3 V + 10%, – 5%, TA = 0 to 70
°
C, Unless Otherwise Noted)
Input Timing Measurement Reference Level
Input Pulse Levels
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input Rise/Fall Time
. . . . . . . . . . . . . . . . . . . . . .
1.5 V
. . . . . . . . . . . . . . .
0 to 3.0 V
1 V/ns (20% to 80%)
Output Timing Reference Level
Output Load
. . . . . . . . . . . . . .
1.5 V
. . . . . . . . . . . . . . . . . . . . . . . . . .
See Figure 1 Unless Otherwise Noted
READ/WRITE CYCLE TIMING
(See Notes 1, 2, and 3)
Parameter
Symbol
b l
69P618C–4
69P618C–4.5
69P618C–5
69P618C–6
69P618C–7
U i
Unit
Notes
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Cycle Time
tKHKH
tKHKL
tKLKH
tKHQV
tGLQV
tKHQX1
tKHQX2
tGLQX
7.5
—
8
—
10
—
12
—
13.3
—
ns
Clock High Pulse Width
3
—
3
—
3
—
4
—
4.5
—
ns
Clock Low Pulse Width
3
—
3
—
3
—
4
—
4.5
—
ns
Clock Access Time
—
4
—
4.5
—
5
—
6
—
7
ns
Output Enable to Output Valid
—
4
—
4.5
—
5
—
5
—
6
ns
Clock High to Output Active
1.5
—
1.5
—
0
—
0
—
0
—
ns
4
Clock High to Output Change
1.5
—
1.5
—
2
—
2
—
2
—
ns
4
Output Enable to Output
Active
0
—
0
—
0
—
0
—
0
—
ns
4
Output Disable to Q High–Z
tGHQZ
tKHQZ
tADKH
tADSKH
tDVKH
tWVKH
tEVKH
—
4
—
4.5
—
5
—
5
—
5
ns
4, 5
Clock High to Q High–Z
2
4
2
4.5
2
5
2
5
2
5
ns
4, 5
Setup Times:
Address
ADSP, ADSC, ADV
Data In
Write
Chip Enable
2
—
2.5
—
2.5
—
2.5
—
2.5
—
ns
Hold Times:
Address
ADSP, ADSC, ADV
Data In
Write
Chip Enable
tKHAX
tKHADSX
tKHDX
tKHWX
tKHEX
0.5
—
0.5
—
0.5
—
0.5
—
0.5
—
ns
NOTES:
1. Write is defined as either any SBx and SW low or SGW is low. Chip Enable is defined as SE1 low, SE2 high and SE3 low whenever ADSP
or ADSC is asserted.
2. All read and write cycle timings are referenced from K or G.
3. G is a don’t care after write cycle begins. To prevent bus contention, G should be negated prior to start of write cycle.
4. This parameter is sampled and not 100% tested.
5. Measured at
±
200 mV from steady state.
OUTPUT
Z0 = 50
RL = 50
VT = 1.5 V
Figure 1. AC Test Load
相關PDF資料 |
PDF描述 |
|---|---|
| MCM69P618CTQ4.5R | 64K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
| MCM69P618CTQ4R | 64K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
| MCM69P618CTQ5 | 64K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
| MCM69P618CTQ5R | 64K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
| MCM69P618CTQ6 | 64K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MCM69P618CTQ4R | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:64K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
| MCM69P618CTQ5 | 制造商:Motorola Inc 功能描述:Synchronous SRAM, 64K x 18, 100 Pin, Plastic, QFP |
| MCM69P618CTQ5R | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:64K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
| MCM69P618CTQ6 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:64K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
| MCM69P618CTQ6R | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:64K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。