- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371088 > MCM63R918A (Motorola, Inc.) 8MBit Synchronous Late Write Fast Static RAM(8M位同步遲寫快速靜態(tài)RAM) PDF資料下載
參數(shù)資料
| 型號： | MCM63R918A |
| 廠商： | Motorola, Inc. |
| 英文描述： | 8MBit Synchronous Late Write Fast Static RAM(8M位同步遲寫快速靜態(tài)RAM) |
| 中文描述： | 8MBit快速同步后寫入靜態(tài)存儲器（800萬位同步遲寫快速靜態(tài)內(nèi)存） |
| 文件頁數(shù)： | 8/21頁 |
| 文件大?。?/td> | 427K |
| 代理商： | MCM63R918A |
MCM63R836A
MCM63R918A
8
MOTOROLA FAST SRAM
AC OPERATING CONDITIONS AND CHARACTERISTICS
(2.375 V
≤
VDD
≤
3.6 V, 0
°
C
≤
TA
≤
70
°
C, Unless Otherwise Noted)
Input Pulse Levels
Input Rise/Fall Time
Input Timing Measurement Reference Level
Output Timing Reference Level
0.25 to 1.25 V
1 V/ns (20% to 80%)
. . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . .
0.75 V
0.75 V
. . . . . . . . . . . . . . . . . . . . . . . . .
Clock Input Timing Reference Level
ZQ for 50
Impedance
R
θ
JA Device
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Differential Cross–Point
. . . . . .
250
22 C/W
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
READ/WRITE CYCLE TIMING
(See Note 1)
Parameter
Symbol
b l
63R836A–3.0
63R918A–3.0
63R836A–3.3
63R918A–3.3
63R836A–3.7
63R918A–3.7
63R836A–4.0
63R918A–4.0
63R836A–4.4
63R918A–4.4
U i
Unit
Notes
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Cycle Time
tKHKH
tKHKL
tKLKH
tKHQX1
3.0
—
3.3
—
3.7
—
4.0
—
4.4
—
ns
Clock High Pulse Width
1.2
—
1.2
—
1.5
—
1.5
—
1.5
—
ns
Clock Low Pulse Width
1.2
—
1.2
—
1.5
—
1.5
—
1.5
—
ns
Clock High to Output
Low–Z
0.5
—
0.5
—
0.5
—
0.5
—
1
—
ns
1, 2
Clock High to Output
Valid
tKHQV
—
1.5
—
1.65
—
1.85
—
2
—
2.2
ns
Clock High to Output
Hold
tKHQX
0.5
—
0.5
—
0.5
—
0.5
—
0.5
—
ns
1
Clock High to Output
High–Z
tKHQZ
—
1.5
—
1.6
—
1.7
—
2
—
2.2
ns
1, 3
ZZ High to Sleep Mode
tZZE
tZZR
tAVKH
tDVKH
tSVKH
tWVKH
tKHAX
tKHDX
tKHSX
tKHWX
3
—
3.3
—
3.7
—
4
—
4.4
—
ns
ZZ Low to Recovery
—
10
—
10
—
10
—
10
—
10
ns
Setup Times:
Address
Data In
Chip Select
Write Enable
0.5
—
0.5
—
0.5
—
0.5
—
0.5
—
ns
Hold Times:
Address
Data In
Chip Select
Write Enable
0.5
—
0.5
—
0.5
—
0.5
—
0.75
—
ns
NOTES:
1. This parameter is sampled and not 100% tested.
2. Measured at
±
200 mV from steady state.
3. Measured at
±
200 mV from steady state. See Test Load Figure 1b.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCM63R836A | 8MBit Synchronous Late Write Fast Static RAM(8M位同步遲寫快速靜態(tài)RAM) |
| MCM63Z736 | 128K x 36 Bit Synchronous Fast Static RAM(128K x 36位同步快速靜態(tài)RAM) |
| MCM63Z818 | 256Kx18 Bit Synchronous Fast Static RAM(256Kx18位同步快速靜態(tài)RAM) |
| MCM64AF32 | 256K Asynchronous Secondary Cache Module for Pentium |
| MCM64AF32SG15 | 256K Asynchronous Secondary Cache Module for Pentium |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCM63R918FC3.0 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MCM63R836 |
| MCM63R918FC3.0R | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MCM63R836 |
| MCM63R918FC3.3 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MCM63R836 |
| MCM63R918FC3.3R | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MCM63R836 |
| MCM63R918FC3.7 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MCM63R836 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。