- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371085 > MCM6264CJ12R2 (MOTOROLA INC) 16-BYTE FIFOS QUAD UART -40/85''C PDF資料下載
參數(shù)資料
| 型號： | MCM6264CJ12R2 |
| 廠商： | MOTOROLA INC |
| 元件分類： | DRAM |
| 英文描述： | 16-BYTE FIFOS QUAD UART -40/85''C |
| 中文描述： | 8K X 8 STANDARD SRAM, 12 ns, PDSO28 |
| 封裝： | 0.300 INCH, PLASTIC, SOJ-28 |
| 文件頁數(shù)： | 3/8頁 |
| 文件大?。?/td> | 177K |
| 代理商： | MCM6264CJ12R2 |
MCM6264C
3
MOTOROLA FAST SRAM
AC OPERATING CONDITIONS AND CHARACTERISTICS
(VCC = 5.0 V
±
10%, TA = 0 to + 70
°
C, Unless Otherwise Noted)
Input Timing Measurement Reference Level
Input Pulse Levels
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input Rise/Fall Time
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.5 V
. . . . . . . . . . . . . . .
0 to 3.0 V
5 ns
Output Timing Measurement Reference Level
Output Load
. . . . . . . . . . . .
1.5 V
. . . . . . . . . . . . .
See Figure 1A Unless Otherwise Noted
READ CYCLE
(See Notes 1 and 2)
– 12
– 15
– 20
– 25
– 35
Parameter
Symbol
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Unit
Notes
Read Cycle Time
tAVAV
tAVQV
tELQV
tGLQV
tAXQX
tELQX
tEHQZ
tGLQX
tGHQZ
tELICCH
tEHICCL
12
—
15
—
20
—
25
—
35
—
ns
3
Address Access Time
—
12
—
15
—
20
—
25
—
35
ns
Enable Access Time
—
12
—
15
—
20
—
25
—
35
ns
4
Output Enable Access Time
—
6
—
8
—
10
—
11
—
12
ns
Output Hold from Address Change
4
—
4
—
4
—
4
—
4
—
ns
Enable Low to Output Active
4
—
4
—
4
—
4
—
4
—
ns
5, 6 ,7
Enable High to Output High–Z
0
6
0
8
0
9
0
10
0
11
ns
5, 6, 7
Output Enable Low to Output Active
0
—
0
—
0
—
0
—
0
—
ns
5, 6, 7
Output Enable High to Output High–Z
0
6
0
7
0
8
0
9
0
10
ns
5, 6, 7
Power Up Time
0
—
0
—
0
—
0
—
0
—
ns
Power Down Time
—
12
—
15
—
20
—
25
—
35
ns
NOTES:
1. W is high for read cycle.
2. E1 and E2 are represented by E in this data sheet. E2 is of opposite polarity to E.
3. All timings are referenced from the last valid address to the first transitioning address.
4. Addresses valid prior to or coincident with E going low.
5. At any given voltage and temperature, tEHQZ (max) is less than tELQX (min), and tGHQZ (max) is less than tGLQX (min), both for a given
device and from device to device.
6. Transition is measured
±
500 mV from steady–state voltage with load of Figure 1B.
7. This parameter is sampled and not 100% tested.
8. Device is continuously selected (E1 = VIL, E2 = VIH, G = VIL).
OUTPUT
Z0 = 50
50
VL = 1.5 V
Figure 1A
Figure 1B
5 pF
+ 5 V
OUTPUT
255
480
AC TEST LOADS
The table of timing values shows either
a minimum or a maximum limit for each pa-
rameter. Input requirements are specified
from the external system point of view.
Thus, address setup time is shown as a
minimum since the system must supply at
least that much time (even though most
devices do not require it). On the other
hand, responses from the memory are
specified from the device point of view.
Thus, the access time is shown as a maxi-
mum since the device never provides data
later than that time.
TIMING LIMITS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCM6264CJ15 | IC,DUAL UNIV ASYNCHRONOUS RCVR/XMTR,SMT |
| MCM6264CJ15R2 | IC, DIGITAL, UART, RX/TX FIFO, 128-BYTE FIFO, PLCC44, SM |
| MCM6264CJ20 | IC, UART -40/+85 DEG C 32-QFN |
| MCM6264CJ20R2 | IC,FSK DEMODULATOR/TONE DECODER |
| MCM6264CJ25 | 8K x 8 Bit Fast Static RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCM6264CJ15 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8K x 8 Bit Fast Static RAM |
| MCM6264CJ15R2 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8K x 8 Bit Fast Static RAM |
| MCM6264CJ20 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8K x 8 Bit Fast Static RAM |
| MCM6264CJ20R2 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8K x 8 Bit Fast Static RAM |
| MCM6264CJ25 | 制造商:Motorola Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。