- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄371085 > MCM6264CJ12 (MOTOROLA INC) IC,ST16C654IJ68,PLCC68 PDF資料下載
參數(shù)資料
| 型號(hào)： | MCM6264CJ12 |
| 廠(chǎng)商： | MOTOROLA INC |
| 元件分類(lèi)： | DRAM |
| 英文描述： | IC,ST16C654IJ68,PLCC68 |
| 中文描述： | 8K X 8 STANDARD SRAM, 12 ns, PDSO28 |
| 封裝： | 0.300 INCH, PLASTIC, SOJ-28 |
| 文件頁(yè)數(shù)： | 6/8頁(yè) |
| 文件大?。?/td> | 177K |
| 代理商： | MCM6264CJ12 |
MCM6264C
6
MOTOROLA FAST SRAM
WRITE CYCLE 2
(E Controlled, See Notes 1 and 2)
– 12
– 15
– 20
– 25
– 35
Parameter
Symbol
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Unit
Notes
Write Cycle Time
tAVAV
tAVEL
tAVEH
tELEH,
tELWH
12
—
15
—
20
—
25
—
35
—
ns
3
Address Setup Time
0
—
0
—
0
—
0
—
0
—
ns
Address Valid to End of Write
12
—
12
—
15
—
20
—
25
—
ns
Enable to End of Write
10
—
10
—
12
—
15
—
25
—
ns
4, 5
Write Pulse Width
tWLEH
tDVEH
tEHDX
tEHAX
10
—
12
—
15
—
17
—
20
—
ns
Data Valid to End of Write
7
—
7
—
8
—
10
—
15
—
ns
Data Hold Time
0
—
0
—
0
—
0
—
0
—
ns
Write Recovery Time
0
—
0
—
0
—
0
—
0
—
ns
NOTES:
1. A write occurs during the overlap of E low and W low.
2. E1 and E2 are represented by E in this data sheet. E2 is of opposite polarity to E.
3. All timings are referenced from the last valid address to the first transitioning address.
4. If E goes low coincident with or after W goes low, the output will remain in a high impedance state.
5. If E goes high coincident with or before W goes high, the output will remain in a high impedance state.
WRITE CYCLE 2
(E Controlled, See Notes 1 and 2)
tEHDX
tDVEH
tEHAX
tELEH
tELWH
tWLEH
tAVEL
tAVEH
DATA VALID
tAVAV
HIGH–Z
A (ADDRESS)
W (WRITE ENABLE)
E (CHIP ENABLE)
Q (DATA OUT)
D (DATA IN)
ORDERING INFORMATION
(Order by Full Part Number)
Motorola Memory Prefix
Part Number
Package (P = 300 mil Plastic, J = 300 mil SOJ)
Full Part Numbers — MCM6264CP12
MCM6264CJ12
MCM6264CJ15
MCM6264CJ20
MCM6264CJ25
MCM6264CJ35
MCM6264CJ12R2
MCM6264CJ15R2
MCM6264CJ20R2
MCM6264CJ25R2
MCM6264CJ35R2
MCM6264CP15
MCM6264CP20
MCM6264CP25
MCM6264CP35
Shipping Method (R2 = Tape and Reel, Blank = Rails)
Speed (12 = 12 ns, 15 = 15 ns, 20 = 20 ns,
25 = 25 ns, 35 = 35 ns)
MCM
6264C
X
XX
XX
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCM6264CJ12R2 | 16-BYTE FIFOS QUAD UART -40/85''C |
| MCM6264CJ15 | IC,DUAL UNIV ASYNCHRONOUS RCVR/XMTR,SMT |
| MCM6264CJ15R2 | IC, DIGITAL, UART, RX/TX FIFO, 128-BYTE FIFO, PLCC44, SM |
| MCM6264CJ20 | IC, UART -40/+85 DEG C 32-QFN |
| MCM6264CJ20R2 | IC,FSK DEMODULATOR/TONE DECODER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCM6264CJ12R2 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:8K x 8 Bit Fast Static RAM |
| MCM6264CJ15 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:8K x 8 Bit Fast Static RAM |
| MCM6264CJ15R2 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:8K x 8 Bit Fast Static RAM |
| MCM6264CJ20 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:8K x 8 Bit Fast Static RAM |
| MCM6264CJ20R2 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:8K x 8 Bit Fast Static RAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。