- 您現(xiàn)在的位置：買賣IC網 > PDF目錄371085 > MCM6249WJ25R2 (MOTOROLA INC) 1M x4 Bit Static Random Access Memory PDF資料下載
參數(shù)資料
| 型號： | MCM6249WJ25R2 |
| 廠商： | MOTOROLA INC |
| 元件分類： | SRAM |
| 英文描述： | 1M x4 Bit Static Random Access Memory |
| 中文描述： | 1M X 4 STANDARD SRAM, 25 ns, PDSO32 |
| 封裝： | 0.400 INCH, SOJ-32 |
| 文件頁數(shù)： | 6/7頁 |
| 文件大?。?/td> | 116K |
| 代理商： | MCM6249WJ25R2 |
MCM6249
6
MOTOROLA FAST SRAM
WRITE CYCLE 2
(E Controlled, See Notes 1, 2, and 3)
MCM6249–20
MCM6249–25
MCM6249–35
Parameter
Symbol
Min
Max
Min
Max
Min
Max
Unit
Notes
Write Cycle Time
tAVAV
tAVEL
tAVEH
tELEH,
tELWH
20
—
25
—
35
—
ns
4
Address Setup Time
0
—
0
—
0
—
ns
Address Valid to End of Write
15
—
17
—
20
—
ns
Enable Pulse Width
15
—
17
—
20
—
ns
5,6
Write Pulse Width
tWLEH
tDVEH
tEHDX
tEHAX
15
—
17
—
20
—
ns
Data Valid to End of Write
10
—
10
—
15
—
ns
Data Hold Time
0
—
0
—
0
—
ns
Write Recovery Time
0
—
0
—
0
—
ns
NOTES:
1. A write occurs during the overlap of E low and W low.
2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus con–
tention conditions during read and write cycles.
3. If G goes low coincident with or after W goes low, the output will remain in a high–impedance state.
4. All write cycle timing is referenced from the last valid address to the first transitioning address.
5. If E goes low coincident with or after W goes low, the output will remain in a high impedance condition.
6. If E goes high coincident with or before W goes high, the output will remain in a high impedance condition.
WRITE CYCLE 2
(E Controlled, See Notes 1, 2, and 3)
DATA VALID
HIGH–Z
tAVAV
tAVEH
tAVEL
tELWH
tEHAX
tDVEH
tEHDX
A (ADDRESS)
E (CHIP ENABLE)
W (WRITE ENABLE)
D (DATA IN)
Q (DATA OUT)
tELEH
tWLEH
ORDERING INFORMATION
(Order by Full Part Number)
Motorola Memory Prefix
Part Number
Package (WJ = 400 mil SOJ)
Full Part Numbers — MCM6249WJ20
MCM6249WJ20R2
MCM6249WJ25R2
MCM6249WJ35R2
MCM6249WJ25
MCM6249WJ35
Shipping Method (R2 = Tape and Reel, Blank = Rails)
Speed (20 = 20 ns, 25 = 25 ns, 35 = 35 ns)
MCM
6249
XX
XX
XX
相關PDF資料 |
PDF描述 |
|---|---|
| MCM6264C | 8K x 8 Bit Fast Static RAM |
| MCM6264CJ35R2 | 8K x 8 Bit Fast Static RAM |
| MCM6264CJ12 | IC,ST16C654IJ68,PLCC68 |
| MCM6264CJ12R2 | 16-BYTE FIFOS QUAD UART -40/85''C |
| MCM6264CJ15 | IC,DUAL UNIV ASYNCHRONOUS RCVR/XMTR,SMT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MCM6249WJ35 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:1M x4 Bit Static Random Access Memory |
| MCM6249WJ35R2 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:1M x4 Bit Static Random Access Memory |
| MCM6256AP12 | 制造商:Motorola Inc 功能描述: 制造商:Motorola Inc 功能描述:Dynamic RAM, Page Mode, 256K x 1, 16 Pin, Plastic, DIP |
| MCM6256BP-10 | 制造商:Motorola Inc 功能描述:PULLS |
| MCM6256BP12 | 制造商:Motorola Inc 功能描述:Dynamic RAM, Page Mode, 256K x 1, 16 Pin, Plastic, DIP |
發(fā)布緊急采購，3分鐘左右您將得到回復。