
M68HC16 Z SERIES
ELECTRICAL CHARACTERISTICS
MOTOROLA
USER’S MANUAL
A-43
Table A-26 25.17-MHz ECLK Bus Timing
(V
DD
and V
DDSYN
= 5.0 Vdc
± 5%, V
SS
= 0 Vdc, T
A
= T
L
to T
H)
1
NOTES:
1. All AC timing is shown with respect to VIH/VIL levels unless otherwise noted.
Num
Characteristic
Symbol
Min
Max
Unit
E1
ECLK Low to Address Valid2
2. When previous bus cycle is not an ECLK cycle, the address may be valid before ECLK goes low.
tEAD
—40
ns
E2
ECLK Low to Address Hold
tEAH
10
—
ns
E3
ECLK Low to CS Valid (CS Delay)
tECSD
—
100
ns
E4
ECLK Low to CS Hold
tECSH
10
—
ns
E5
CS Negated Width
tECSN
20
—
ns
E6
Read Data Setup Time
tEDSR
25
—
ns
E7
Read Data Hold Time
tEDHR
5—
ns
E8
ECLK Low to Data High Impedance
tEDHZ
—40
ns
E9
CS Negated to Data Hold (Read)
tECDH
0—
ns
E10
CS Negated to Data High Impedance
tECDZ
—1
tcyc
E11
ECLK Low to Data Valid (Write)
tEDDW
—2
tcyc
E12
ECLK Low to Data Hold (Write)
tEDHW
5—
ns
E13
CS Negated to Data Hold (Write)
tECHW
0—
ns
E14
Address Access Time (Read)3
3. Address access time = tEcyc – tEAD – tEDSR.
tEACC
255
—
ns
E15
Chip-Select Access Time (Read)4
4. Chip select access time = tEcyc – tECSD – tEDSR.
tEACS
195
—
ns
E16
Address Setup Time
tEAS
—
1/2
tcyc