I2
參數(shù)資料
型號: MCIMX31CJKN5D
廠商: Freescale Semiconductor
文件頁數(shù): 69/118頁
文件大?。?/td> 0K
描述: MPU MX31 ARM11 457-MAPBGA
產(chǎn)品培訓(xùn)模塊: i.MX31 Multimedia Processor
標(biāo)準(zhǔn)包裝: 152
系列: i.MX31
核心處理器: ARM11
芯體尺寸: 32-位
速度: 532MHz
連通性: 1 線,ATA,EBI/EMI,F(xiàn)IR,I²C,MMC/SD,PCMCIA,SIM,SPI,SSI,UART/USART,USB,USB OTG
外圍設(shè)備: DMA,LCD,POR,PWM,WDT
程序存儲器類型: ROMless
RAM 容量: 16K x 8
電壓 - 電源 (Vcc/Vdd): 1.22 V ~ 3.3 V
振蕩器型: 外部
工作溫度: -40°C ~ 85°C
封裝/外殼: 457-LFBGA
包裝: 托盤
MCIMX31/MCIMX31L Technical Data, Rev. 4.3
54
Freescale Semiconductor
Electrical Characteristics
4.3.13
I2C Electrical Specifications
This section describes the electrical information of the I2C Module.
4.3.13.1
I2C Module Timing
Figure 41 depicts the timing of I2C module. Table 42 lists the I2C module timing parameters where the I/O
supply is 2.7 V. 1
Figure 41. I2C Bus Timing Diagram
Table 42. I2C Module Timing Parameters—I2C Pin I/O Supply=2.7 V
ID
Parameter
Standard Mode
Fast Mode
Unit
Min
Max
Min
Max
IC1
I2CLK cycle time
10
2.5
μs
IC2
Hold time (repeated) START condition
4.0
0.6
μs
IC3
Set-up time for STOP condition
4.0
0.6
μs
IC4
Data hold time
01
1 A device must internally provide a hold time of at least 300 ns for I2DAT signal in order to bridge the undefined region of the
falling edge of I2CLK.
3.452
2 The maximum hold time has to be met only if the device does not stretch the LOW period (ID IC6) of the I2CLK signal.
01
0.92
μs
IC5
HIGH Period of I2CLK Clock
4.0
0.6
μs
IC6
LOW Period of the I2CLK Clock
4.7
1.3
μs
IC7
Set-up time for a repeated START condition
4.7
0.6
μs
IC8
Data set-up time
250
1003
3 A Fast-mode I2C-bus device can be used in a standard-mode I2C-bus system, but the requirement of set-up time (ID IC7) of
250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the I2CLK signal.
If such a device does stretch the LOW period of the I2CLK signal, it must output the next data bit to the I2DAT line max_rise_time
(ID No IC10) + data_setup_time (ID No IC8) = 1000 + 250 = 1250 ns (according to the Standard-mode I2C-bus specification)
before the I2CLK line is released.
—ns
IC9
Bus free time between a STOP and START condition
4.7
1.3
μs
IC10
Rise time of both I2DAT and I2CLK signals
1000
20+0.1Cb
4
4 C
b = total capacitance of one bus line in pF.
300
ns
IC11
Fall time of both I2DAT and I2CLK signals
300
20+0.1Cb
300
ns
IC12
Capacitive load for each bus line (Cb)
400
400
pF
IC10
IC11
IC9
IC2
IC8
IC4
IC7
IC3
IC6
IC10
IC5
IC11
START
STOP
START
I2DAT
I2CLK
IC1
相關(guān)PDF資料
PDF描述
MS3102C22-14P CONN RCPT 19POS BOX MNT W/PINS
VE-2WY-IY CONVERTER MOD DC/DC 3.3V 33W
PT07A-12-3P CONN RCPT 3 POS JAM NUT W/PINS
PS0055BE15133BH1 CAP CER 150PF 5KV 5% CHASSIS
V24C15M100BF3 CONVERTER MOD DC/DC 15V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCIMX31CJKN5D 制造商:Freescale Semiconductor 功能描述:IC 32BIT MPU 532MHZ MAPBGA-457
MCIMX31CJMN4C 功能描述:處理器 - 專門應(yīng)用 TORTOLA MX31 AUTO FULL RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
MCIMX31CJMN4C 制造商:Freescale Semiconductor 功能描述:IC 32BIT MPU 400MHZ MAPBGA-473
MCIMX31CJMN4CR2 功能描述:處理器 - 專門應(yīng)用 TORTOLA MX31 AUTO FULL RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
MCIMX31CJMN4D 功能描述:處理器 - 專門應(yīng)用 MX31 2.0.1 AUTO FULL RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432