參數(shù)資料
型號(hào): MCF5212LCVM80J
廠商: Freescale Semiconductor
文件頁(yè)數(shù): 17/56頁(yè)
文件大?。?/td> 0K
描述: IC MCU 256K FLASH 80MHZ 81MAPBGA
標(biāo)準(zhǔn)包裝: 240
系列: MCF521x
核心處理器: Coldfire V2
芯體尺寸: 32-位
速度: 80MHz
連通性: I²C,SPI,UART/USART
外圍設(shè)備: DMA,LVD,POR,PWM,WDT
輸入/輸出數(shù): 56
程序存儲(chǔ)器容量: 256KB(256K x 8)
程序存儲(chǔ)器類型: 閃存
RAM 容量: 32K x 8
電壓 - 電源 (Vcc/Vdd): 3 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 8x12b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 81-LBGA
包裝: 托盤
MCF5213 ColdFire Microcontroller, Rev. 3
MCF5213 Family Configurations
Freescale Semiconductor
24
1.14
EzPort Signal Descriptions
Table contains a list of EzPort external signals.
Development Serial
Input
DSI
Development Serial Input - Internally synchronized input that provides
data input for the serial communication port to the debug module, after
the DSCLK has been seen as high (logic 1).
I
Development Serial
Output
DSO
Development Serial Output - Provides serial output communication for
debug module responses. DSO is registered internally. The output is
delayed from the validation of DSCLK high.
O
Debug Data
DDATA[3:0]
Display captured processor data and breakpoint status. The CLKOUT
signal can be used by the development system to know when to
sample DDATA[3:0].
O
Processor Status Clock
PSTCLK
Processor Status Clock - Delayed version of the processor clock. Its
rising edge appears in the center of valid PST and DDATA output.
PSTCLK indicates when the development system should sample PST
and DDATA values.
If real-time trace is not used, setting CSR[PCD] keeps PSTCLK, and
PST and DDATA outputs from toggling without disabling triggers.
Non-quiescent operation can be reenabled by clearing CSR[PCD],
although the external development systems must resynchronize with
the PST and DDATA outputs.
PSTCLK starts clocking only when the first non-zero PST value (0xC,
0xD, or 0xF) occurs during system reset exception processing.
O
Processor Status
Outputs
PST[3:0]
Indicate core status. Debug mode timing is synchronous with the
processor clock; status is unrelated to the current bus transfer. The
CLKOUT signal can be used by the development system to know
when to sample PST[3:0].
O
All Processor Status
Outputs
ALLPST
Logical AND of PST[3:0]. The CLKOUT signal can be used by the
development system to know when to sample ALLPST.
O
Table 17. EzPort Signal Descriptions
Signal Name
Abbreviation
Function
I/O
EzPort Clock
EZPCK
Shift clock for EzPort transfers.
I
EzPort Chip Select
EZPCS
Chip select for signalling the start and end of
serial transfers.
I
EzPort Serial Data In
EZPD
EZPD is sampled on the rising edge of
EZPCK.
I
EzPort Serial Data Out
EZPQ
EZPQ transitions on the falling edge of
EZPCK.
O
Table 16. Debug Support Signals (continued)
Signal Name
Abbreviation
Function
I/O
相關(guān)PDF資料
PDF描述
MCF52100CEP66 IC MCU 64K FLASH 66MHZ 64QFN
MCF52110CVM80J IC MCU 128K FLASH 80MHZ 81MAPBGA
MCF52110CVM66J IC MCU 128K FLASH 66MHZ 81MAPBGA
MCF52100CVM80J IC MCU 64K FLASH 80MHZ 81MAPBGA
S9S08SG16E1VTG MCU 16K FLASH 16-TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCF5213 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MCF5213 ColdFire Microcontroller
MCF5213_07 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ColdFire Microcontroller
MCF5213_10 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MCF5213 ColdFire Microcontroller
MCF5213CAF66 功能描述:32位微控制器 - MCU MCF5213 KIRIN RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:90 MHz 程序存儲(chǔ)器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風(fēng)格:SMD/SMT
MCF5213CAF80 功能描述:32位微控制器 - MCU MCF5213 KIRIN RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:90 MHz 程序存儲(chǔ)器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風(fēng)格:SMD/SMT