- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10940 > MCF5208CVM166 (Freescale Semiconductor)IC MCU 32-BIT 196-MAPBGA PDF資料下載
參數(shù)資料
| 型號： | MCF5208CVM166 |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 22/46頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU 32-BIT 196-MAPBGA |
| 標(biāo)準(zhǔn)包裝： | 126 |
| 系列： | MCF520x |
| 核心處理器： | Coldfire V2 |
| 芯體尺寸： | 32-位 |
| 速度： | 166.67MHz |
| 連通性： | EBI/EMI，以太網(wǎng)，I²C，SPI，UART/USART |
| 外圍設(shè)備： | DMA，WDT |
| 輸入/輸出數(shù)： | 50 |
| 程序存儲器類型： | ROMless |
| RAM 容量： | 16K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 1.4 V ~ 3.6 V |
| 振蕩器型： | 外部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 196-LBGA |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
Electrical Characteristics
MCF5208 ColdFire Microprocessor Data Sheet, Rev. 3
Freescale Semiconductor
29
5.8.1
SDR SDRAM AC Timing Characteristics
The following timing numbers indicate when data will be latched or driven onto the external bus, relative
to the memory bus clock, when operating in SDR mode on write cycles and relative to SD_DQS on read
cycles. The SDRAM controller is a DDR controller with an SDR mode. Because it is designed to support
DDR, a DQS pulse must remain supplied to the device for each data beat of an SDR read. The ColdFire
processor accomplishes this by asserting a signal called SD_SDR_DQS during read cycles. Take care
during board design to adhere to the following guidelines and specs with regard to the SD_SDR_DQS
signal and its usage.
Table 12. SDR Timing Specifications
Symbol
Characteristic
Symbol
Min
Max
Unit
Notes
Frequency of Operation
60
83.33
MHz
1
NOTES:
1 The device supports the same frequency of operation for FlexBus and SDRAM as that of the internal bus clock. Please see the
PLL chapter of the MCF5208 Reference Manual for more information on setting the SDRAM clock rate.
SD1
Clock Period (tCK)tSDCK
12
16.67
ns
2
2 SD_CLK is one SDRAM clock in (ns).
SD3
Pulse Width High (tCKH)tSDCKH
0.45
0.55
SD_CLK
3
3 Pulse width high plus pulse width low cannot exceed min and max clock period.
SD4
Pulse Width Low (tCKL)tSDCKL
0.45
0.55
SD_CLK
3
SD5
Address, SD_CKE, SD_CAS, SD_RAS, SD_WE,
SD_BA, SD_CS[1:0] - Output Valid (tCMV)
tSDCHACV
—0.5
× SD_CLK
+1.0
ns
SD6
Address, SD_CKE, SD_CAS, SD_RAS, SD_WE,
SD_BA, SD_CS[1:0] - Output Hold (tCMH)
tSDCHACI
2.0
—
ns
SD7
SD_SDR_DQS Output Valid (tDQSOV)tDQSOV
—Self timed
ns
4
4 SD_DQS is designed to pulse 0.25 clock before the rising edge of the memory clock. This is a guideline only. Subtle variation from
this guideline is expected. SD_DQS only pulses during a read cycle and one pulse occurs for each data beat.
SD8
SD_DQS[3:2] input setup relative to SD_CLK (tDQSIS)tDQVSDCH 0.25 × SD_CLK 0.40 × SD_CLK
ns
5
5 SDR_DQS is designed to pulse 0.25 clock before the rising edge of the memory clock. This spec is a guideline only. Subtle
variation from this guideline is expected. SDR_DQS only pulses during a read cycle and one pulse occurs for each data beat.
SD9
SD_DQS[3:2] input hold relative to SD_CLK (tDQSIH)tDQISDCH
Does not apply. 0.5 SD_CLK fixed width.
6
6 The SDR_DQS pulse is designed to be 0.5 clock in width. The timing of the rising edge is most important. The falling edge does
not affect the memory controller.
SD10
Data (D[31:0]) Input Setup relative to SD_CLK
(reference only) (tDIS)
tDVSDCH 0.25 × SD_CLK
—
ns
7
7 Because a read cycle in SDR mode continues using the DQS circuit within the device, it is most critical that the data valid window
be centered 1/4 clk after the rising edge of DQS. Ensuring that this happens results in successful SDR reads. The input setup spec
is provided as guidance.
SD11
Data Input Hold relative to SD_CLK (reference only)
(tDIH)
tDISDCH
1.0
—
ns
SD12
Data (D[31:0]) and Data Mask(SD_DQM[3:0]) Output
Valid (tDV)
tSDCHDMV
—0.75
× SD_CLK
+ 0.5
ns
SD13
Data (D[31:0]) and Data Mask (SD_DQM[3:0]) Output
Hold (tDH)
tSDCHDMI
1.5
—
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC9328MXLVP20 | IC MCU I.MX 200MHZ 225-MAPBGA |
| MC9328MXLDVP20 | IC MCU I.MX 200MHZ 225-MAPBGA |
| MCF52277CVM160 | IC MCU 32BIT 166.67MHZ 196MAPBGA |
| MCIMX27LVOP4A | IC LOW END I.MX27 404-MAPBGA |
| MCIMX27LMOP4A | IC MPU I.MX27 IN 19X19 473MAPBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCF5208CVM166J | 功能描述:32位微控制器 - MCU ColdFire Micro-Proc RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風(fēng)格:SMD/SMT |
| MCF5208EC | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ColdFire㈢ Microprocessor |
| MCF5208EC_08 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MCF5208 ColdFire? Microprocessor Data Sheet |
| MCF52100CAE66 | 功能描述:32位微控制器 - MCU KIRIN0 WITHOUT USB RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風(fēng)格:SMD/SMT |
| MCF52100CAE80 | 功能描述:32位微控制器 - MCU KIRIN0 WITHOUT USB RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。